From nobody Sat Sep 26 03:57:39 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4AE04523792 for ; Fri, 4 Sep 2026 17:29:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788542988; cv=none; b=u+u4Fz1/BvwGnmsvM73TQ7EieCNv/IPQWaq/prmtB2Zua75myPuy3xQXiowrgLWMuo2M6A/iJh50ovH0E0550AFZ6jC4cE+xqxipuDOkafIG/7u3KSgc+Iuo8REjYdiabpW/2owXB4pSQpzOQJWojhWQqOXGabQ61k63cdNR/Dc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788542988; c=relaxed/simple; bh=7rardkyifAR+2AT1JfxqXWVC4DUlTbqXtnaIiP3Z28I=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=OtapMwquHoT5cWFf7N6KUFwunpGP75uC3QXwkx5q5ugBvxA6Kcnfp4sbw0m6erS97xnQJ1MJsfZcXsA5Qe2HqWhrZlkNLk3iEwK7Vf/kWUdi30ba3HiMaoPPU4cI3cc3tSVG3XpjxRgQpuaHdU2I8t2ufzNvsfMRwu5WPxu1moo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=inya1+Uq; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=HJQztDRD; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="inya1+Uq"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="HJQztDRD" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 684HIKhg4125891 for ; Fri, 4 Sep 2026 17:29:42 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= nMeeDoM5kZU/bqV8HBx/kQzsngPCM+3poCWoyr7i+Wc=; b=inya1+UqMsJliKpr w+dFfqK1aasCj7jZifHiYaM9epQDYIZfPlOJ9avj/iSA1c1ya/JKtaMP0ztLn1EA TFRgguJLw40IAQ6fkxRWvEz3X1YPULLazXZWA2ybehn8jJ4w4gK14YyWpdJYIa7H 4ucKFX4L4z4UlkDPg0chXvj50FhuoY0IWr0Et5WhkgDY2ZQTkonlfAntXUhdAAEv lI2yVxkE3+9waYaHOe7m0QwOR9sG91nVCj/8VdyX2JsBC3DkBaHZ/sx4S/nUhhOh /DucsJ1Gj22f3LiM2we7aDGBdCkAqlKBGIecEsoNWo65XYk0n2aUCkuoJW1NbQQ4 CGSHCQ== Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gg01219wr-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 04 Sep 2026 17:29:42 +0000 (GMT) Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-394f8176688so255216a91.2 for ; Fri, 04 Sep 2026 10:29:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1788542981; x=1789147781; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=nMeeDoM5kZU/bqV8HBx/kQzsngPCM+3poCWoyr7i+Wc=; b=HJQztDRDmkUjeMRakNPm7rJC0T8zN8ARStLv1ezNOWyrI/D7diXfOLaQi7qdctcbTK wJh6FLfy8RnHRyPbXONRL1Vymc6QNboKuxSNEF5LtIMQ0hp9y/IUFAbXlC8wMK1Kld2I 3Ct4gYeXDKRTS0TW/pkFPNHJ2qmPmQonSIBiS11qp0rVPpz4xKXT2+hK/uYUEpYqFwNe T0pHtBMUdh1WfnOjX0jgePPUVdo7JpWS1GisbLRAXb75RigooHHiEhvR0IvPmAubCl+C ridGfbD8YBeb7Inx2AGa6ZHXCgPP/7XgYHoPGuJmslWLyVg6hfoyY0YoA7PMM5meVh9L VKtA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788542981; x=1789147781; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=nMeeDoM5kZU/bqV8HBx/kQzsngPCM+3poCWoyr7i+Wc=; b=L4tHPSbRt5NFJ1D6OY22sr/S8RlyvqDMvvlnP6oiWeffstxP9LqHOX/GkdrdSCvfDw wvp4IcEjle7a9Qfxa/qlzbPf9tKxLtPOdlnMZ10tbRHmTJNNpKUemftWCEoZqFQqGnHZ PGk7jtQ4dGGPSrWMODDWzRzbVJlDlWXlaJhIBw66bCo9O3CWUrKL4i6I9abve6NP9dZ3 fyJ7vOG25ZTOKBwDTmZSM8JULAXFAbA26wJ6ghCEgsrUT1TjLtronpTuhPXo9X2y26QX GvGLcvfIroQZn0dDmCO5l1t4z1JWz5MfB7muvo5dx3jZnY6OR22CbanOkaiqt3j3bkj9 YVIA== X-Forwarded-Encrypted: i=1; AKwUvBww/gm/RnoFBuzx+NkQpcrf1Y9cEUj75ZhQxoIJZ+YqZ5sS/EatJYMgQiDZ+PozHFQTYkQyiK4dNU8uRtg=@vger.kernel.org X-Gm-Message-State: AFuF++my7nOMnH9K7v6bSp5HWfHV7u4IdSImPPnm5A+vGiGKE9e1aWag 38xPvia3ptTNWftGp4eMVFilnQJpdiT2GI4de4u3Vq14f+iyQu4FqaAMOCw8Q4t46BMuyOqQ9cI gvzd6WOORTjGv6n0ZpMN5av4zuTDmy3BYFdQfSl1j9+aGhZqvckZwKTp43WO9Hzl77PqkS41Ldp w= X-Gm-Gg: AYBFou0U19nCzuZV51kwH9TKhGDlz4NtM5prrDtXoePA4yFbBFSO0xlOPuKasFoPO4h J+rLar0Gx0MjhkFZRnDctUVXVfRzVLvSiMWz4LlmJLWVj4obB8N8qSmqs70eMegzQsknVVPJcJJ S8GR5ghfkkBIFK5+Mwj7OMaObrDRCJuhaaAlnZUnSyJr6ynCS+B/cLgxZXb8jeJ767K3SR4VOdF QCkkt0O3yxycMt1CvEp5r+Hz8hnVVS4471T23APzWJfexTjeJ1AypmlBEH57i3o6LOwpQbBDcbR /UUdSr0wAxCLvFYb1OyvddaTDvMNcYKaMQsdDIAjJKT+/2AcdMyDjugMvpM5UO0E3qjH+R4J/YI jXmHjl3K3UvSOwfEq+PbKmxUYSOgGEAo+DUAMCdD04P8UN5WQOo0/bI0kEFXOjbInnpgJIODekB GgNvC/okiwXzeDsUHe3j4I X-Received: by 2002:a17:90b:1e04:b0:396:463e:2eeb with SMTP id 98e67ed59e1d1-39b264b24e2mr7080379a91.0.1788542981155; Fri, 04 Sep 2026 10:29:41 -0700 (PDT) X-Received: by 2002:a17:90b:1e04:b0:396:463e:2eeb with SMTP id 98e67ed59e1d1-39b264b24e2mr7080342a91.0.1788542980707; Fri, 04 Sep 2026 10:29:40 -0700 (PDT) Received: from hu-vishsain-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-14324356931sm12396019c88.4.2026.09.04.10.29.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Sep 2026 10:29:40 -0700 (PDT) From: vishnu.saini@oss.qualcomm.com Date: Fri, 04 Sep 2026 22:59:21 +0530 Subject: [PATCH v8 1/2] dt-bindings: display: bridge: lontium,lt9211: Add lt9211c support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260904-add-lt9211c-bridge-v8-1-36d66168e176@oss.qualcomm.com> References: <20260904-add-lt9211c-bridge-v8-0-36d66168e176@oss.qualcomm.com> In-Reply-To: <20260904-add-lt9211c-bridge-v8-0-36d66168e176@oss.qualcomm.com> To: Andrzej Hajda , Neil Armstrong , Robert Foss , Laurent Pinchart , Jonas Karlman , Jernej Skrabec , Luca Ceresoli , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Marek Vasut Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Yi Zhang , Nilesh Laad , Gopi Botlagunta , Vishnu Saini , venkata.valluru@oss.qualcomm.com, Jessica Zhang X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1788542964; l=1545; i=vishnu.saini@oss.qualcomm.com; s=20251113; h=from:subject:message-id; bh=7XMiXr7D3fC2Of65x2F+DhMxVAnk7abheQMCzBYJB9E=; b=kYhjbJfhi4tdf5UoHfJgq76far9xQsD3X5MeAsAZnleqmu4fUPtdapPrjfXwWRK0+aVjZlLwa g07Orgf2xqXC3UjbnwoncdZU6X7jFoBMm8eokQWf+KGd3Ypsenq9Ca9 X-Developer-Key: i=vishnu.saini@oss.qualcomm.com; a=ed25519; pk=8hlXlF8j/3GeOaDK3w2LYhkv9FanCQru0c7kRH/It7k= X-Authority-Analysis: v=2.4 cv=dfSwG3Xe c=1 sm=1 tr=0 ts=6a9b0006 cx=c_pps a=0uOsjrqzRL749jD1oC5vDA==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=UcubZVdaWCKl6vSfqw4A:9 a=QEXdDO2ut3YA:10 a=mQ_c8vxmzFEMiUWkPHU9:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTA0MDE1OSBTYWx0ZWRfX+XvX3wysZr5a noi10JW2/3oS2E/0jkKAjC/SagQySp6hvhVYUH/tG/fNi5WCB1ojagJxOd1vzCvdU9/6xPYf8vk +SJGUBve0Z7p7bXW8HyeA0ArNhaR8Tsv3wJ8WLqdemX40x+Nngfeuf6zNv/S0r7X07bOVrY43fM 7hGRMo0poLQzgZqy+7/CUnUynylErVRD01UKQl2Qp1MJhAAWW+lV/sovE7TcgkyE6w4pvi9w2nf ApJ+fvaJou1M0Msg773lzkKGwVE4yeu35+kIpDYihdyjHOM0dz33B7lIo80RGSqm4E8nSH8v2iG LMMlMkN1WoNPFSRzJwnAkoyAuMcS/WHko8l3F8k9rJOnYv7l8sJGB5ZbCZ7pMfCJp7v9GggZDMb MtSzaElB/jh9XaDe7UHqP/RcvGnytLvzd4wIfSYnA1mQF7LuWLx8+nH2r9KPmtDjeT4Hp+M38ey hykWHdww58K0h2M+eRA== X-Proofpoint-GUID: KDDsn6UC59nE_4VtdyDZq5vwGZUgkz6r X-Proofpoint-ORIG-GUID: KDDsn6UC59nE_4VtdyDZq5vwGZUgkz6r X-Proofpoint-Spam-Info: AW1haW4tMjYwOTA0MDE1OSBTYWx0ZWRfX884dKAQujmPb jyGavfDpxm0Fe67Z8V0srGUgpA1E14XlD8YT7q1oiaZfSiHWBubDVZrv/AW7P5oxBmHNkl6ZrxZ z5GizhvuNpw+izFSUIZaJjvEJn747YI= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-09-04_05,2026-09-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 bulkscore=0 phishscore=0 clxscore=1015 malwarescore=0 lowpriorityscore=0 adultscore=0 impostorscore=0 suspectscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2609040159 From: Yi Zhang Add binding for the Lontium LT9211C bridge chip. Signed-off-by: Yi Zhang Signed-off-by: Nilesh Laad Signed-off-by: Gopi Botlagunta Reviewed-by: Rob Herring (Arm) Signed-off-by: Vishnu Saini --- Documentation/devicetree/bindings/display/bridge/lontium,lt9211.yaml | 5 += ++-- 1 file changed, 3 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/display/bridge/lontium,lt921= 1.yaml b/Documentation/devicetree/bindings/display/bridge/lontium,lt9211.ya= ml index 7cfe92a8bcd7..de61bda09db9 100644 --- a/Documentation/devicetree/bindings/display/bridge/lontium,lt9211.yaml +++ b/Documentation/devicetree/bindings/display/bridge/lontium,lt9211.yaml @@ -4,19 +4,20 @@ $id: http://devicetree.org/schemas/display/bridge/lontium,lt9211.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# =20 -title: Lontium LT9211 DSI/LVDS/DPI to DSI/LVDS/DPI bridge. +title: Lontium LT9211/LT9211C DSI/LVDS/DPI to DSI/LVDS/DPI bridge. =20 maintainers: - Marek Vasut =20 description: | - The LT9211 are bridge devices which convert Single/Dual-Link DSI/LVDS + The LT9211 and LT9211C are bridge devices which convert Single/Dual-Link= DSI/LVDS or Single DPI to Single/Dual-Link DSI/LVDS or Single DPI. =20 properties: compatible: enum: - lontium,lt9211 + - lontium,lt9211c =20 reg: maxItems: 1 --=20 2.34.1 From nobody Sat Sep 26 03:57:39 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 97C97517BDE for ; Fri, 4 Sep 2026 17:29:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788543000; cv=none; b=cMMFUTBr2ug6NIG829oldfQ9y0NpzY4vVGVN9qsG8bLGeH6Ka53m1I06hw3Q70he/vZS3XZ8wvYm+hcr4Q6FQ7jLd4gK+vTOA9guaOfvQNT1b/IOXZzVJnjzYD1A1R5akVJTalq3myed8GpA+ZWFS9/WK4GFNAZnFvmDFdy0xDs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788543000; c=relaxed/simple; bh=Lr5BLV6FVdZ6aCglK/uo9XwFL0c3H7kPjbCLRuskAOc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=IIOP14JJ/Mc9zwZtnFVqrLfXTBu5vAAXtWNEOcRv9ddOLPGuJFmhCvi2WqM4O8MJQeA6WqGUP0nIZp7t/cySmIxdQoB+ayUq9XQQSO69noZF5kw+D0O3BjU5nvcGa4Dwviyt4s/TQjew27FLxTrl9Bw3SlZ4tpwB8XOWtvQPNCI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=NWPPsASA; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=SCSHBDfr; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="NWPPsASA"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="SCSHBDfr" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 684HILjV016257 for ; Fri, 4 Sep 2026 17:29:51 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= W8hD77Bi6C3sxWF6OS2mACZuMYRaqbpWStASdptAyoE=; b=NWPPsASAmRJaUso6 ZgbheL8QkVf1pfk+mDl1aqQRoabh+gXP8UkGC6f0O13R2Waks9bGf8Mc2QvK32sY D16EesczfC1trfNykCHwv48ZqjuH4JWP3+OrfkJvfN+fDRlJ3Ed+BVPwI5F7LkBD DLf06CQz8NCw31O8MlCGlSPJ9u82JPwAbL4z5JW77Hkmwb6o9hLj1lWdTQemtXrX BJ5TGxgYeoWYXsv9thqkmQ5Nc1V0hiDWAFt/VlpqHUWdvmtGDHG0zaIf3rPaxLvs QMLscRUsMGgv7rpTGDxWZxsZ+a3rsFmyUqu+KI/FWdNeLD0vPualUCg/Y/ZGsqTZ 87jT0w== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gfqqd3bv7-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 04 Sep 2026 17:29:51 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-384d033f7f5so261666a91.1 for ; Fri, 04 Sep 2026 10:29:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1788542990; x=1789147790; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=W8hD77Bi6C3sxWF6OS2mACZuMYRaqbpWStASdptAyoE=; b=SCSHBDfrjHuwbzwEhfQaIwFvhHYuLI8WEmGBil2dfaYM9fsW7myo7OA7SKfM9bPX0u +DuKKAYLT96GAIvQhkN3aJkbOA3S32xuw+uhMriEs+yMEM72Yzr2MGCf+gG2PSGWXj4I b+4fKmjrkCuFUqq5Gvzn6cg5h+ToJtZUaiLiHnabfSpm3he2noFviAeDuzJDM/GFKP5f 3vz2IpKo/hOj9qUX5j3UHDBaMN0zK736sDmc1tQCWd8PU+uF6tznflI5t0LhT1SAbwAa Yl9ffoaRLswjEHpuIehdZ+7n+x5MvntdjcJ6Kox14Gw0/MBgRzx1ydceh0QSCLdYTE1u Tl0g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788542990; x=1789147790; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=W8hD77Bi6C3sxWF6OS2mACZuMYRaqbpWStASdptAyoE=; b=A1Egea6Yo9E/qo/obcIXcH20kuLPBocWRGKtZzZpr7YFThdWvSuljJppPiOEkjVY9R CRuDviajQAfeyLJ9cA7l/MBL0ihpj03XNIHvyargsC/3iez+tv2uqNJkILuEEH/tbbIY yxMQ+xjZHgodctfWihwnRYoJwdqxAcWtD8rjHvscP6wzvYM9o/X8n0tTc47aBopevMv3 PYMWzzzW0g3IXzdPQwqWQpZJx+FGMnUzTpXSlfsK7sGEh/2lNE7zUwHkil6uOMJTJdqK czYdykXRKCWecWUQZj8xZ/OqnCvZV56xQHNUgbWLOe2oAFGH0FqJQgm2NBf1CS9tOYiH ZP+Q== X-Forwarded-Encrypted: i=1; AKwUvByhvGdHw8y/yef4ynhebOwy2M1xzMhd8lPNHPBpGxRW7xZhkTFEgUIjnJMTur8u2cvDWjONba/BONY60ZY=@vger.kernel.org X-Gm-Message-State: AFuF++nh1V3+IVWZrtch0g+nO2hu9uySdr/1VdMA5J1BezH0s2w0j8jf D8UypuAQGTwISFvOAn5ThtYKMYC2wAPZVQ29thYnz33SI7I5QKMR4xqySRVlVumKYL9JMjRLD6o Kis11uwooe/eVbbfc/l/n0qeGbrIDEXn67H0Lu1On/Hc15Lzcykm/zF86eY43Le+X4gGOUiD4M0 U= X-Gm-Gg: AYBFou2e/djPdrFuup13nxVfE6Gd7x7oYy1bC1anGBxYwgcazkkvCsQkY6poASAsJA/ h6lKgcwHu9mMz/wzyRI5L3Bm1D8eeHuK+Ep4Lu2r1tCtcscqIgf0gfK/g4j5gsidIuNuw1lvNpB UiejQnaEYXHOf+TcN9pjXf3h2YvrnLjY4zwVEx4brIbqCAVI7yD76KZnj+0iuHtjz+4kdzH8Jvk PGgDuKI9Anhu/GIR9kxa/PTccQimo73J9rMo/Zvyr49+mBozshUDqT8YpzVW7cVM+V2bXb4hJ6d nCI/CRnEFKKCufk9nPePvlIaHp/R2tt6r29hRGpZdyNlanvFJP4aVA/J4EYR4bGbXXVXy3gSSRo rEf1LdPz5kt4KtrCy/wEef1k3GkdlL1zLCRzwWqvtJ+jAqt+NzjoHgVgiw+zkMFEyFqbbnTZuYI ONMJxHnz34mtZJ/3r43wlw X-Received: by 2002:a17:90b:3bcf:b0:396:d27c:8696 with SMTP id 98e67ed59e1d1-39b2693597emr7595774a91.4.1788542989589; Fri, 04 Sep 2026 10:29:49 -0700 (PDT) X-Received: by 2002:a17:90b:3bcf:b0:396:d27c:8696 with SMTP id 98e67ed59e1d1-39b2693597emr7595684a91.4.1788542988855; Fri, 04 Sep 2026 10:29:48 -0700 (PDT) Received: from hu-vishsain-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-14324356931sm12396019c88.4.2026.09.04.10.29.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Sep 2026 10:29:48 -0700 (PDT) From: vishnu.saini@oss.qualcomm.com Date: Fri, 04 Sep 2026 22:59:22 +0530 Subject: [PATCH v8 2/2] drm/bridge: add support for lontium lt9211c bridge Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260904-add-lt9211c-bridge-v8-2-36d66168e176@oss.qualcomm.com> References: <20260904-add-lt9211c-bridge-v8-0-36d66168e176@oss.qualcomm.com> In-Reply-To: <20260904-add-lt9211c-bridge-v8-0-36d66168e176@oss.qualcomm.com> To: Andrzej Hajda , Neil Armstrong , Robert Foss , Laurent Pinchart , Jonas Karlman , Jernej Skrabec , Luca Ceresoli , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Marek Vasut Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Yi Zhang , Nilesh Laad , Gopi Botlagunta , Vishnu Saini , venkata.valluru@oss.qualcomm.com, Jessica Zhang , Philipp Zabel X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1788542964; l=27774; i=vishnu.saini@oss.qualcomm.com; s=20251113; h=from:subject:message-id; bh=+kcjVCjUy0R6og/Q924mYC0vxpjqz0ZccA9tDo0/mlE=; b=1/U22+LuGacW4HBerSFCNacwsi8c5jPulCWZRAsrYiAiLAuXpzQPZ80VVLuZ4HZ7p6wm1S2kw IJAkEpdxXuEA/AK1Zdrg7s3KK3Vsy1lkDaalyFM4qsk7ZZWvdTbBwD7 X-Developer-Key: i=vishnu.saini@oss.qualcomm.com; a=ed25519; pk=8hlXlF8j/3GeOaDK3w2LYhkv9FanCQru0c7kRH/It7k= X-Proofpoint-GUID: V94lhZCMxnRBb4_e7Xjx-8LRy41GGjgP X-Proofpoint-ORIG-GUID: V94lhZCMxnRBb4_e7Xjx-8LRy41GGjgP X-Proofpoint-Spam-Info: AW1haW4tMjYwOTA0MDE1OSBTYWx0ZWRfX1y3UZNUUpSeR ImmwGkQP36J9f2aqxaohBpXRjS2ItfmZgkbo6IkLkI4da3hBhMl8j8O0UHH/fsRrmHWNXtOdzu0 lxzEVtQio6SAngCFF08l52nd2YW0rCI= X-Authority-Analysis: v=2.4 cv=XtnK/1F9 c=1 sm=1 tr=0 ts=6a9b000f cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=80VoJec-eF54b5U0144A:9 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTA0MDE1OSBTYWx0ZWRfXwqrnLVMdEz07 BQ98jA0DAJpSvUxveCrzHdqKRsJiX0W9v8lgyJt60zlhDTwv/NCfKOZQvnLHNcCgJGOESy8nTzl VY11ilQW78luky+x15Y6ckzsr7Sxvsc8oyn8CvOHHjOaq9OcgNfCQbNE56vx9BPBSfG4CbPPB2B EjKRDpoVzxZ2z1pHS6DQlzSu0TunSEkW8EHYoLwelRnvDWkH4+1AAsv+65/M3S1jRxXC7tOiu2F ii413VJtNgXOvz1eqfRen9tJixzF+4dj0ZYcaLK6FAo9cocRDEVel+WbKURYd+HYnrjp88MMIcq lZxsbKSrHxt5knh5O53BOXJTkHPjUqVxGtwDNRHQSG44sqveG49xql9gliCclhzjS3jYZLvxHen Sl/viQFi56n9BDubUdeBqHgpiS1JoDLE7EvUjr2Z7x02hYl41Pd5UNR09HfPwJdCxlReAx4PLBr v9tmxLujn7oxZ1+Tvjw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-09-04_05,2026-09-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 phishscore=0 malwarescore=0 spamscore=0 clxscore=1015 impostorscore=0 bulkscore=0 adultscore=0 lowpriorityscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2609040159 From: Yi Zhang LT9211C is a Single/Dual-Link DSI/LVDS or Single DPI input to Single-Link/Dual-Link DSI/LVDS or Single DPI output bridge chip. Extend the existing lontium-lt9211 driver to support DSI-to-LVDS bridge configuration by detecting and handling both LT9211 and LT9211C variants from a single driver. Chip detection in lt9211_read_chipid() is extended to identify the LT9211C by its distinct chip ID registers, and cross-checked against the chip type requested by the DT compatible string to catch a mismatched board/compatible combination. Add LT9211C-specific regmap support and use lt9211_chip_data with i2c_get_match_data() to provide per-chip configuration. Five new functions implement the LT9211C DSI-to-LVDS initialisation sequence: lt9211c_configure_rx(), lt9211c_autodetect_rx(), lt9211c_configure_timing(), lt9211c_configure_plls() and lt9211c_configure_tx(). Defer the remaining LT9211C initialization to a work item scheduled from atomic_enable(), since RX auto-detection requires an active DSI stream. Signed-off-by: Yi Zhang Signed-off-by: Nilesh Laad Signed-off-by: Gopi Botlagunta Signed-off-by: Vishnu Saini Tested-by: Philipp Zabel --- drivers/gpu/drm/bridge/lontium-lt9211.c | 837 ++++++++++++++++++++++++++++= ++-- 1 file changed, 804 insertions(+), 33 deletions(-) diff --git a/drivers/gpu/drm/bridge/lontium-lt9211.c b/drivers/gpu/drm/brid= ge/lontium-lt9211.c index 23682384daf4..1e3006b44a20 100644 --- a/drivers/gpu/drm/bridge/lontium-lt9211.c +++ b/drivers/gpu/drm/bridge/lontium-lt9211.c @@ -8,6 +8,7 @@ * 1xDSI -> 1xLVDS * * Copyright (C) 2022 Marek Vasut + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. */ =20 #include @@ -19,6 +20,7 @@ #include #include #include +#include =20 #include #include @@ -27,6 +29,7 @@ #include #include #include +#include =20 #define REG_PAGE_CONTROL 0xff #define REG_CHIPID0 0x8100 @@ -36,10 +39,28 @@ #define REG_CHIPID2 0x8102 #define REG_CHIPID2_VALUE 0xe3 =20 +/* LT9211C chip ID values */ +#define REG_CHIPID0_LT9211C_VALUE 0x21 +#define REG_CHIPID1_LT9211C_VALUE 0x03 +#define REG_CHIPID2_LT9211C_VALUE 0xe1 + #define REG_DSI_LANE 0xd000 /* DSI lane count - 0 means 4 lanes ; 1, 2, 3 means 1, 2, 3 lanes. */ #define REG_DSI_LANE_COUNT(n) ((n) & 3) =20 +/* Chip type enum */ +enum lt9211_chip_type { + LT9211, + LT9211C, +}; + +struct lt9211_chip_data { + enum lt9211_chip_type chip_type; + const struct regmap_config *regmap_config; + const char *dsi_type; + unsigned long dsi_mode_flags; +}; + struct lt9211 { struct drm_bridge bridge; struct device *dev; @@ -50,6 +71,15 @@ struct lt9211 { struct regulator *vccio; bool lvds_dual_link; bool lvds_dual_link_even_odd_swap; + const struct lt9211_chip_data *chip_data; + /* LT9211C specific fields */ + struct workqueue_struct *wq; + struct work_struct lt9211_work; + struct drm_crtc *lt9211c_crtc; + struct drm_display_mode lt9211c_mode; + bool lt9211c_bpp24; + bool lt9211c_jeida; + bool lt9211c_de_high; }; =20 static const struct regmap_range lt9211_rw_ranges[] =3D { @@ -93,6 +123,65 @@ static const struct regmap_config lt9211_regmap_config = =3D { .max_register =3D 0xda00, }; =20 +static const struct regmap_range lt9211c_rw_ranges[] =3D { + regmap_reg_range(0xff, 0xff), + regmap_reg_range(0x8100, 0x8182), + regmap_reg_range(0x8200, 0x82aa), + regmap_reg_range(0x8500, 0x85ff), + regmap_reg_range(0x8600, 0x86a0), + regmap_reg_range(0x8700, 0x8746), + regmap_reg_range(0xd000, 0xd0a7), + regmap_reg_range(0xd400, 0xd42c), + regmap_reg_range(0xd800, 0xd838), + regmap_reg_range(0xd9c0, 0xd9d5), +}; + +static const struct regmap_access_table lt9211c_rw_table =3D { + .yes_ranges =3D lt9211c_rw_ranges, + .n_yes_ranges =3D ARRAY_SIZE(lt9211c_rw_ranges), +}; + +static const struct regmap_range_cfg lt9211c_range =3D { + .name =3D "lt9211c", + .range_min =3D 0x0000, + .range_max =3D 0xda00, + .selector_reg =3D REG_PAGE_CONTROL, + .selector_mask =3D 0xff, + .selector_shift =3D 0, + .window_start =3D 0, + .window_len =3D 0x100, +}; + +static const struct regmap_config lt9211c_regmap_config =3D { + .reg_bits =3D 8, + .val_bits =3D 8, + .rd_table =3D <9211c_rw_table, + .wr_table =3D <9211c_rw_table, + .volatile_table =3D <9211c_rw_table, + .ranges =3D <9211c_range, + .num_ranges =3D 1, + .cache_type =3D REGCACHE_NONE, + .max_register =3D 0xda00, +}; + +static const struct lt9211_chip_data lt9211_chip_data =3D { + .chip_type =3D LT9211, + .regmap_config =3D <9211_regmap_config, + .dsi_type =3D "lt9211", + .dsi_mode_flags =3D MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE | + MIPI_DSI_MODE_VIDEO_HSE | MIPI_DSI_MODE_VIDEO_NO_HSA | + MIPI_DSI_MODE_VIDEO_NO_HFP | MIPI_DSI_MODE_VIDEO_NO_HBP | + MIPI_DSI_MODE_NO_EOT_PACKET, +}; + +static const struct lt9211_chip_data lt9211c_chip_data =3D { + .chip_type =3D LT9211C, + .regmap_config =3D <9211c_regmap_config, + .dsi_type =3D "lt9211c", + .dsi_mode_flags =3D MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST | + MIPI_DSI_MODE_LPM, +}; + static struct lt9211 *bridge_to_lt9211(struct drm_bridge *bridge) { return container_of(bridge, struct lt9211, bridge); @@ -111,6 +200,7 @@ static int lt9211_attach(struct drm_bridge *bridge, static int lt9211_read_chipid(struct lt9211 *ctx) { u8 chipid[3]; + bool is_lt9211, is_lt9211c; int ret; =20 /* Read Chip ID registers and verify the chip can communicate. */ @@ -120,14 +210,22 @@ static int lt9211_read_chipid(struct lt9211 *ctx) return ret; } =20 - /* Test for known Chip ID. */ - if (chipid[0] !=3D REG_CHIPID0_VALUE || chipid[1] !=3D REG_CHIPID1_VALUE)= { - dev_err(ctx->dev, "Unknown Chip ID: 0x%02x 0x%02x 0x%02x\n", - chipid[0], chipid[1], chipid[2]); - return -EINVAL; + is_lt9211 =3D chipid[0] =3D=3D REG_CHIPID0_VALUE && chipid[1] =3D=3D REG_= CHIPID1_VALUE; + is_lt9211c =3D chipid[0] =3D=3D REG_CHIPID0_LT9211C_VALUE && + chipid[1] =3D=3D REG_CHIPID1_LT9211C_VALUE && + chipid[2] =3D=3D REG_CHIPID2_LT9211C_VALUE; + + /* Confirm the detected chip matches what the DT compatible requested. */ + if ((ctx->chip_data->chip_type =3D=3D LT9211 && is_lt9211) || + (ctx->chip_data->chip_type =3D=3D LT9211C && is_lt9211c)) { + dev_dbg(ctx->dev, "Detected %s chip\n", ctx->chip_data->dsi_type); + return 0; } =20 - return 0; + dev_err(ctx->dev, + "Chip ID 0x%02x 0x%02x 0x%02x does not match compatible '%s'\n", + chipid[0], chipid[1], chipid[2], ctx->chip_data->dsi_type); + return -EINVAL; } =20 static int lt9211_system_init(struct lt9211 *ctx) @@ -454,6 +552,656 @@ static int lt9211_configure_tx(struct lt9211 *ctx, bo= ol jeida, return 0; } =20 +static int lt9211c_configure_rx(struct lt9211 *ctx) +{ + unsigned int pval; + + const struct reg_sequence lt9211c_rx_phy_seq[] =3D { + { REG_DSI_LANE, REG_DSI_LANE_COUNT(ctx->dsi->lanes) }, + { 0x8201, 0x11 }, + { 0x8218, 0x48 }, + { 0x8201, 0x91 }, + { 0x8202, 0x00 }, + { 0x8203, 0xee }, + { 0x8209, 0x21 }, + { 0x8204, 0x44 }, + { 0x8205, 0xc4 }, + { 0x8206, 0x44 }, + { 0x8213, 0x0c }, + + { 0xd001, 0x00 }, + { 0xd002, 0x0e }, + { 0xd005, 0x00 }, + { 0xd00a, 0x59 }, + { 0xd00b, 0x20 }, + }; + + const struct reg_sequence lt9211c_rx_phy_reset_seq[] =3D { + { 0x8109, 0xde }, + { 0x8109, 0xdf }, + }; + + const struct reg_sequence lt9211c_rx_clk_sel_seq[] =3D { + { 0x85e9, 0x88 }, + { 0x8180, 0x51 }, + { 0x8181, 0x10 }, + { 0x8632, 0x03 }, + }; + + const struct reg_sequence lt9211c_rx_input_sel_seq[] =3D { + { 0xd004, 0x00 }, + { 0xd021, 0x46 }, + }; + + const struct reg_sequence lt9211c_rx_dig_seq[] =3D { + { 0x853f, 0x08 }, + { 0x8540, 0x04 }, + { 0x8541, 0x03 }, + { 0x8542, 0x02 }, + { 0x8543, 0x01 }, + { 0x8545, 0x04 }, + { 0x8546, 0x03 }, + { 0x8547, 0x02 }, + { 0x8548, 0x01 }, + { 0x8544, 0x00 }, + { 0x8549, 0x00 }, + }; + + int ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_rx_phy_seq, + ARRAY_SIZE(lt9211c_rx_phy_seq)); + if (ret) { + dev_err(ctx->dev, "RX: phy_seq write failed: %d\n", ret); + return ret; + } + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_rx_phy_reset_seq, + ARRAY_SIZE(lt9211c_rx_phy_reset_seq)); + if (ret) { + dev_err(ctx->dev, "RX: phy_reset_seq write failed: %d\n", ret); + return ret; + } + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_rx_clk_sel_seq, + ARRAY_SIZE(lt9211c_rx_clk_sel_seq)); + if (ret) { + dev_err(ctx->dev, "RX: clk_sel_seq write failed: %d\n", ret); + return ret; + } + + ret =3D regmap_write_bits(ctx->regmap, 0x8180, 0x3, 0x3); + if (ret) + return ret; + + ret =3D regmap_read(ctx->regmap, 0x8680, &pval); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x863f, (pval & 0xf8)); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x863f, 0x05); + if (ret) + return ret; + + ret =3D regmap_write_bits(ctx->regmap, 0x8530, 0x17, 0x11); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_rx_input_sel_seq, + ARRAY_SIZE(lt9211c_rx_input_sel_seq)); + if (ret) { + dev_err(ctx->dev, "RX: input_sel_seq write failed: %d\n", ret); + return ret; + } + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_rx_dig_seq, + ARRAY_SIZE(lt9211c_rx_dig_seq)); + if (ret) { + dev_err(ctx->dev, "RX: dig_seq write failed: %d\n", ret); + return ret; + } + + /* Give the chip time to lock onto RX stream. */ + msleep(100); + + return 0; +} + +static int lt9211c_autodetect_rx(struct lt9211 *ctx, + const struct drm_display_mode *mode) +{ + u16 width, height; + u8 buf[5]; + u8 format; + u8 sot[8]; + u8 hs_settle; + int ret; + + /* Read the SOT from the chip. */ + ret =3D regmap_bulk_read(ctx->regmap, 0xd088, sot, sizeof(sot)); + if (ret) { + dev_err(ctx->dev, "RX: failed to read SOT (0xd088): %d\n", ret); + return ret; + } + + dev_dbg(ctx->dev, "Sot Num =3D 0x%02x, 0x%02x, 0x%02x, 0x%02x\n", + sot[0], sot[2], sot[4], sot[6]); + + dev_dbg(ctx->dev, "Sot Data =3D 0x%02x, 0x%02x, 0x%02x, 0x%02x\n", + sot[1], sot[3], sot[5], sot[7]); + + /* HS Settle Set */ + hs_settle =3D (sot[0] > 0x10 && sot[0] < 0x50) ? sot[0] - 5 : 0x08; + ret =3D regmap_write(ctx->regmap, 0xd002, hs_settle); + if (ret) + return ret; + + /* Width/Height/Format Auto-detection */ + ret =3D regmap_bulk_read(ctx->regmap, 0xd082, buf, sizeof(buf)); + if (ret) + return ret; + + width =3D (buf[0] << 8) | buf[1]; + height =3D (buf[3] << 8) | buf[4]; + format =3D buf[2] & 0xf; + + if (format =3D=3D 0x3) { /* YUV422 16bit */ + width /=3D 2; + } else if (format =3D=3D 0xa) { /* RGB888 24bit */ + width /=3D 3; + } else { + dev_err(ctx->dev, + "Unsupported DSI format 0x%01x (0xd082=3D%02x %02x %02x %02x %02x)\n", + format, buf[0], buf[1], buf[2], buf[3], buf[4]); + return -EINVAL; + } + + if (width !=3D mode->hdisplay) { + dev_err(ctx->dev, + "RX: Detected DSI width (%d) does not match mode hdisplay (%d)\n", + width, mode->hdisplay); + return -EINVAL; + } + + if (height !=3D mode->vdisplay) { + dev_err(ctx->dev, + "RX: Detected DSI height (%d) does not match mode vdisplay (%d)\n", + height, mode->vdisplay); + return -EINVAL; + } + + dev_dbg(ctx->dev, "RX: %dx%d format=3D0x%01x\n", width, height, format); + + return 0; +} + +static int lt9211c_configure_timing(struct lt9211 *ctx, + const struct drm_display_mode *mode) +{ + int ret; + + ret =3D lt9211_configure_timing(ctx, mode); + if (ret < 0) + return ret; + + return regmap_write(ctx->regmap, 0xd04c, + ((mode->hsync_end - mode->hsync_start) >> 8) & 0xff); +} + +static int lt9211c_configure_plls(struct lt9211 *ctx, + const struct drm_display_mode *mode) +{ + const struct reg_sequence lt9211c_dessc_pll_reset[] =3D { + { 0x8103, 0xfe, 2000 }, + { 0x8103, 0xff, 0 }, + }; + + const struct reg_sequence lt9211c_pcr_cali_seq[] =3D { + { 0xd00a, 0x5f }, + { 0xd01e, 0x51 }, + { 0xd023, 0x80 }, + { 0xd024, 0x70 }, + { 0xd025, 0x80 }, + { 0xd02a, 0x10 }, + { 0xd021, 0x4f }, + { 0xd022, 0xf0 }, + { 0xd038, 0x04 }, + { 0xd039, 0x08 }, + { 0xd03a, 0x10 }, + { 0xd03b, 0x20 }, + { 0xd03f, 0x04 }, + { 0xd040, 0x08 }, + { 0xd041, 0x10 }, + { 0xd042, 0x20 }, + { 0xd02b, 0xa0 }, + }; + + const struct reg_sequence lt9211c_pcr_reset_seq[] =3D { + { 0xd009, 0xdb }, + { 0xd009, 0xdf }, + { 0xd008, 0x80 }, + { 0xd008, 0x00 }, + }; + + unsigned int pval; + unsigned int val; + int ret; + u8 div; + u32 pcr_m; + u32 pcr_k; + u32 pcr_up; + u32 pcr_down; + + /* DeSSC PLL reference clock is 25 MHz XTal. */ + ret =3D regmap_write(ctx->regmap, 0x8226, 0x20); + if (ret) + return ret; + + /* Prediv =3D 0 */ + ret =3D regmap_write(ctx->regmap, 0x8227, 0x40); + if (ret) + return ret; + + if (mode->clock < 44000) { + ret =3D regmap_write(ctx->regmap, 0x822f, 0x07); + div =3D 16; + } else if (mode->clock < 88000) { + ret =3D regmap_write(ctx->regmap, 0x822f, 0x06); + div =3D 8; + } else if (mode->clock < 176000) { + ret =3D regmap_write(ctx->regmap, 0x822f, 0x05); + div =3D 4; + } else { + ret =3D regmap_write(ctx->regmap, 0x822f, 0x04); + div =3D 2; + } + + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x822c, mode->clock < 22000 ? 0x01 : 0x= 00); + if (ret) + return ret; + + pcr_m =3D (mode->clock * div) / 25; + pcr_k =3D pcr_m % 1000; + pcr_m /=3D 1000; + + pcr_up =3D pcr_m + 1; + pcr_down =3D pcr_m - 1; + + pcr_k <<=3D 14; + + ret =3D regmap_write(ctx->regmap, 0xd008, 0x00); + if (ret < 0) + return ret; + + /* 0xd026: pcr_m */ + ret =3D regmap_write(ctx->regmap, 0xd026, (u8)pcr_m & 0x7f); + if (ret < 0) + return ret; + + /* 0xd027 0xd028 0xd029: pcr_k */ + ret =3D regmap_write(ctx->regmap, 0xd027, (pcr_k >> 16) & 0xff); + if (ret < 0) + return ret; + + ret =3D regmap_write(ctx->regmap, 0xd028, (pcr_k >> 8) & 0xff); + if (ret < 0) + return ret; + + ret =3D regmap_write(ctx->regmap, 0xd029, pcr_k & 0xff); + if (ret < 0) + return ret; + + /* 0xd02d: pcr_m overflow limit setting */ + ret =3D regmap_write(ctx->regmap, 0xd02d, pcr_up); + if (ret < 0) + return ret; + + /* 0xd031: pcr_m underflow limit setting */ + ret =3D regmap_write(ctx->regmap, 0xd031, pcr_down); + if (ret < 0) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_dessc_pll_reset, + ARRAY_SIZE(lt9211c_dessc_pll_reset)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_pcr_cali_seq, + ARRAY_SIZE(lt9211c_pcr_cali_seq)); + if (ret) + return ret; + + if (mode->clock < 44000) + val =3D 0x60; + else + val =3D 0x40; + ret =3D regmap_write(ctx->regmap, 0xd00c, val); + if (ret) + return ret; + ret =3D regmap_write(ctx->regmap, 0xd01b, 0x00); + if (ret) + return ret; + ret =3D regmap_write(ctx->regmap, 0xd01c, val); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_pcr_reset_seq, + ARRAY_SIZE(lt9211c_pcr_reset_seq)); + if (ret) + return ret; + + /* PCR stability test takes seconds. */ + ret =3D regmap_read_poll_timeout(ctx->regmap, 0xd087, pval, + ((pval & 0x18) =3D=3D 0x18), 20000, 3000000); + if (ret) + dev_err(ctx->dev, "PCR unstable, ret=3D%i\n", ret); + + ret =3D regmap_write(ctx->regmap, 0x8180, 0x51); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x863f, 0x00); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x863f, 0x01); + if (ret) + return ret; + + ret =3D regmap_read_poll_timeout(ctx->regmap, 0x8640, pval, + ((pval & 0x01) =3D=3D 0x01), 50000, 250000); + if (ret) + dev_err(ctx->dev, "Video check not stable, ret=3D%i\n", ret); + + return ret; +} + +static int lt9211c_configure_tx(struct lt9211 *ctx, bool jeida, bool bpp24, + bool de, const struct drm_display_mode *mode) +{ + const struct reg_sequence lt9211c_tx_phy_off_seq[] =3D { + { 0x8236, 0x00 }, + { 0x8237, 0x00 }, + { 0x8108, 0x6f }, + { 0x8103, 0xbf }, + }; + + const struct reg_sequence lt9211c_tx_phy_seq[] =3D { + { 0x8236, 0x03 }, + { 0x8237, 0x44 }, + { 0x8238, 0x14 }, + { 0x8239, 0x31 }, + { 0x823a, 0xc8 }, + { 0x823b, 0x00 }, + { 0x823c, 0x0f }, + { 0x8246, 0x40 }, + { 0x8247, 0x40 }, + { 0x8248, 0x40 }, + { 0x8249, 0x40 }, + { 0x824a, 0x40 }, + { 0x824b, 0x40 }, + { 0x824c, 0x40 }, + { 0x824d, 0x40 }, + { 0x824e, 0x40 }, + { 0x824f, 0x40 }, + { 0x8250, 0x40 }, + { 0x8251, 0x40 }, + }; + + const struct reg_sequence lt9211c_tx_mltx_reset[] =3D { + { 0x8103, 0xbf }, + { 0x8103, 0xff }, + }; + + const struct reg_sequence lt9211c_tx_dig_seq[] =3D { + { 0x854a, 0x01 }, + { 0x854b, 0x00 }, + { 0x854c, 0x10 }, + { 0x854d, 0x20 }, + { 0x854e, 0x50 }, + { 0x854f, 0x30 }, + { 0x8550, 0x46 }, + { 0x8551, 0x10 }, + { 0x8552, 0x20 }, + { 0x8553, 0x50 }, + { 0x8554, 0x30 }, + { 0x8555, 0x00 }, + { 0x8556, 0x20 }, + + { 0x8568, 0x00 }, + { 0x856e, 0x10 | (de ? BIT(6) : 0) }, + { 0x856f, 0x81 | (jeida ? BIT(6) : 0) | + (ctx->lvds_dual_link ? BIT(4) : 0) | + (bpp24 ? BIT(2) : 0) }, + }; + + const struct reg_sequence lt9211c_tx_ssc_seq[] =3D { + { 0x8234, 0x00 }, + { 0x856e, 0x10 }, + { 0x8181, 0x15 }, + { 0x871e, 0x00 }, + { 0x8717, 0x02 }, + { 0x8718, 0x04 }, + { 0x8719, 0xd4 }, + { 0x871a, 0x00 }, + { 0x871b, 0x12 }, + { 0x871c, 0x00 }, + { 0x871d, 0x24 }, + { 0x871f, 0x1c }, + { 0x8720, 0x00 }, + { 0x8721, 0x00 }, + { 0x871e, 0x02 }, + }; + + const struct reg_sequence lt9211c_tx_pll_reset_seq[] =3D { + { 0x810c, 0xfe, 2000 }, + { 0x810c, 0xff, 0 }, + }; + + const struct reg_sequence lt9211c_tx_sw_reset_seq[] =3D { + { 0x8108, 0x6f, 2000 }, + { 0x8108, 0x7f, 0 }, + }; + + unsigned int pval; + int ret; + u32 phy_clk; + u8 pixclk_div; + u8 pre_div; + u8 div_set; + u8 sericlk_div; + u8 val; + + dev_dbg(ctx->dev, + "dual_link=3D%d,even_odd_swap=3D%d,bpp24=3D%d,jeida=3D%d,de=3D%d\n", + ctx->lvds_dual_link, ctx->lvds_dual_link_even_odd_swap, + bpp24, jeida, de); + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_phy_off_seq, + ARRAY_SIZE(lt9211c_tx_phy_off_seq)); + if (ret) + return ret; + + ret =3D regmap_write_bits(ctx->regmap, 0x8530, 0xc0, 0x40); + if (ret) + return ret; + + /* [7]0:txpll normal work; txpll ref clk sel pix clk */ + ret =3D regmap_write(ctx->regmap, 0x8230, 0x00); + if (ret) + return ret; + + if (ctx->lvds_dual_link) + phy_clk =3D (u32)(mode->clock * 7 / 2); + else + phy_clk =3D (u32)(mode->clock * 7); + + /* 0x8231: prediv sel */ + if (mode->clock < 40000) { + val =3D 0x28; + pre_div =3D 1; + } else if (mode->clock < 80000) { + val =3D 0x29; + pre_div =3D 2; + } else if (mode->clock < 160000) { + val =3D 0x2a; + pre_div =3D 4; + } else if (mode->clock < 320000) { + val =3D 0x2b; + pre_div =3D 8; + } else { + val =3D 0x2f; + pre_div =3D 16; + } + ret =3D regmap_write(ctx->regmap, 0x8231, val); + if (ret < 0) + return ret; + + /* 0x8232: serickdiv sel */ + if (phy_clk < 80000) { + val =3D 0x32; + sericlk_div =3D 16; + } else if (phy_clk < 160000) { + val =3D 0x22; + sericlk_div =3D 8; + } else if (phy_clk < 320000) { + val =3D 0x12; + sericlk_div =3D 4; + } else if (phy_clk < 640000) { + val =3D 0x02; + sericlk_div =3D 2; + } else { + val =3D 0x42; + sericlk_div =3D 1; + } + ret =3D regmap_write(ctx->regmap, 0x8232, val); + if (ret < 0) + return ret; + + /* + * 0x8233: pix_mux sel & pix_div sel + * To avoid floating point operations, The pixclk_div is enlarged by 10 t= imes + */ + if (mode->clock > 150000) { + val =3D 0x04; + pixclk_div =3D 35; + } else { + pixclk_div =3D + (u8)((phy_clk * sericlk_div * 10) / (mode->clock * 7)); + if (pixclk_div <=3D 10) + val =3D 0x00; + else if (pixclk_div <=3D 20) + val =3D 0x01; + else if (pixclk_div <=3D 40) + val =3D 0x02; + else + val =3D 0x03; + } + ret =3D regmap_write(ctx->regmap, 0x8233, val); + if (ret < 0) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x8234, 0x01); + if (ret < 0) + return ret; + + /* 0x8235: div set */ + div_set =3D (u8)(phy_clk * sericlk_div / mode->clock / pre_div); + ret =3D regmap_write(ctx->regmap, 0x8235, div_set); + if (ret < 0) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_ssc_seq, + ARRAY_SIZE(lt9211c_tx_ssc_seq)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_pll_reset_seq, + ARRAY_SIZE(lt9211c_tx_pll_reset_seq)); + if (ret) + return ret; + + ret =3D regmap_read_poll_timeout(ctx->regmap, 0x8739, pval, pval & 0x04, + 10000, 1000000); + if (ret) { + dev_err(ctx->dev, "TX PLL unstable, ret=3D%i\n", ret); + return ret; + } + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_phy_seq, + ARRAY_SIZE(lt9211c_tx_phy_seq)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_mltx_reset, + ARRAY_SIZE(lt9211c_tx_mltx_reset)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_dig_seq, + ARRAY_SIZE(lt9211c_tx_dig_seq)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_sw_reset_seq, + ARRAY_SIZE(lt9211c_tx_sw_reset_seq)); + if (ret) + return ret; + + return 0; +} + +static void lt9211_work_func(struct work_struct *work) +{ + struct lt9211 *ctx =3D container_of(work, struct lt9211, lt9211_work); + const struct drm_display_mode *mode =3D &ctx->lt9211c_mode; + int ret; + + /* wait for vblank irq to correctly configure bridge and autodetect strea= m */ + ret =3D drm_crtc_wait_one_vblank(ctx->lt9211c_crtc); + if (ret) { + dev_err(ctx->dev, "LT9211C: wait for vblank failed: %d\n", ret); + return; + } + + ret =3D lt9211c_configure_rx(ctx); + if (ret) { + dev_err(ctx->dev, "LT9211C: configure_rx failed: %d\n", ret); + return; + } + + ret =3D lt9211c_autodetect_rx(ctx, mode); + if (ret) { + dev_err(ctx->dev, "LT9211C: autodetect_rx failed: %d\n", ret); + return; + } + + ret =3D lt9211c_configure_timing(ctx, mode); + if (ret) { + dev_err(ctx->dev, "LT9211C: configure_timing failed: %d\n", ret); + return; + } + + ret =3D lt9211c_configure_plls(ctx, mode); + if (ret) { + dev_err(ctx->dev, "LT9211C: configure_plls failed: %d\n", ret); + return; + } + + ret =3D lt9211c_configure_tx(ctx, ctx->lt9211c_jeida, ctx->lt9211c_bpp24, + ctx->lt9211c_de_high, mode); + if (ret) { + dev_err(ctx->dev, "LT9211C: configure_tx failed: %d\n", ret); + return; + } +} + static void lt9211_atomic_enable(struct drm_bridge *bridge, struct drm_atomic_commit *state) { @@ -523,6 +1271,21 @@ static void lt9211_atomic_enable(struct drm_bridge *b= ridge, if (ret) return; =20 + if (ctx->chip_data->chip_type =3D=3D LT9211C) { + drm_mode_copy(&ctx->lt9211c_mode, mode); + ctx->lt9211c_bpp24 =3D lvds_format_24bpp; + ctx->lt9211c_jeida =3D lvds_format_jeida; + ctx->lt9211c_de_high =3D !!(bus_flags & DRM_BUS_FLAG_DE_HIGH); + ctx->lt9211c_crtc =3D crtc; + + /* + * Needs a live DSI stream to auto-detect RX resolution/format; + * defer bridge configuration until vblank inside the work item. + */ + queue_work(ctx->wq, &ctx->lt9211_work); + return; + } + ret =3D lt9211_system_init(ctx); if (ret) return; @@ -557,6 +1320,9 @@ static void lt9211_atomic_disable(struct drm_bridge *b= ridge, struct lt9211 *ctx =3D bridge_to_lt9211(bridge); int ret; =20 + if (ctx->chip_data->chip_type =3D=3D LT9211C) + cancel_work_sync(&ctx->lt9211_work); + /* * Put the chip in reset, pull nRST line low, * and assure lengthy 10ms reset low timing. @@ -672,14 +1438,13 @@ static int lt9211_parse_dt(struct lt9211 *ctx) =20 static int lt9211_host_attach(struct lt9211 *ctx) { - const struct mipi_dsi_device_info info =3D { - .type =3D "lt9211", - .channel =3D 0, - .node =3D NULL, - }; struct device *dev =3D ctx->dev; struct device_node *host_node; struct device_node *endpoint; + struct mipi_dsi_device_info info =3D { + .channel =3D 0, + .node =3D NULL, + }; struct mipi_dsi_device *dsi; struct mipi_dsi_host *host; int dsi_lanes; @@ -698,6 +1463,7 @@ static int lt9211_host_attach(struct lt9211 *ctx) if (dsi_lanes < 0) return dsi_lanes; =20 + strscpy(info.type, ctx->chip_data->dsi_type, sizeof(info.type)); dsi =3D devm_mipi_dsi_device_register_full(dev, host, &info); if (IS_ERR(dsi)) return dev_err_probe(dev, PTR_ERR(dsi), @@ -707,10 +1473,7 @@ static int lt9211_host_attach(struct lt9211 *ctx) =20 dsi->lanes =3D dsi_lanes; dsi->format =3D MIPI_DSI_FMT_RGB888; - dsi->mode_flags =3D MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE | - MIPI_DSI_MODE_VIDEO_HSE | MIPI_DSI_MODE_VIDEO_NO_HSA | - MIPI_DSI_MODE_VIDEO_NO_HFP | MIPI_DSI_MODE_VIDEO_NO_HBP | - MIPI_DSI_MODE_NO_EOT_PACKET; + dsi->mode_flags =3D ctx->chip_data->dsi_mode_flags; =20 ret =3D devm_mipi_dsi_attach(dev, dsi); if (ret < 0) { @@ -721,6 +1484,11 @@ static int lt9211_host_attach(struct lt9211 *ctx) return 0; } =20 +static void lt9211_destroy_wq(void *data) +{ + destroy_workqueue(data); +} + static int lt9211_probe(struct i2c_client *client) { struct device *dev =3D &client->dev; @@ -748,45 +1516,48 @@ static int lt9211_probe(struct i2c_client *client) if (ret) return ret; =20 - ctx->regmap =3D devm_regmap_init_i2c(client, <9211_regmap_config); + ctx->chip_data =3D i2c_get_match_data(client); + if (!ctx->chip_data) + return -ENODEV; + + ctx->regmap =3D devm_regmap_init_i2c(client, ctx->chip_data->regmap_confi= g); if (IS_ERR(ctx->regmap)) return PTR_ERR(ctx->regmap); =20 - dev_set_drvdata(dev, ctx); - i2c_set_clientdata(client, ctx); + if (ctx->chip_data->chip_type =3D=3D LT9211C) { + ctx->wq =3D create_workqueue("lt9211_work"); + if (!ctx->wq) + return -ENOMEM; + ret =3D devm_add_action_or_reset(dev, lt9211_destroy_wq, ctx->wq); + if (ret) + return ret; + INIT_WORK(&ctx->lt9211_work, lt9211_work_func); + } =20 ctx->bridge.of_node =3D dev->of_node; - drm_bridge_add(&ctx->bridge); - - ret =3D lt9211_host_attach(ctx); + ret =3D devm_drm_bridge_add(dev, &ctx->bridge); if (ret) - drm_bridge_remove(&ctx->bridge); - - return ret; -} - -static void lt9211_remove(struct i2c_client *client) -{ - struct lt9211 *ctx =3D i2c_get_clientdata(client); + return ret; =20 - drm_bridge_remove(&ctx->bridge); + return lt9211_host_attach(ctx); } =20 static const struct i2c_device_id lt9211_id[] =3D { - { .name =3D "lontium,lt9211" }, + { .name =3D "lontium,lt9211", .driver_data =3D (kernel_ulong_t)<9211_ch= ip_data }, + { .name =3D "lontium,lt9211c", .driver_data =3D (kernel_ulong_t)<9211c_= chip_data }, { } }; MODULE_DEVICE_TABLE(i2c, lt9211_id); =20 static const struct of_device_id lt9211_match_table[] =3D { - { .compatible =3D "lontium,lt9211" }, + { .compatible =3D "lontium,lt9211", .data =3D <9211_chip_data }, + { .compatible =3D "lontium,lt9211c", .data =3D <9211c_chip_data }, {}, }; MODULE_DEVICE_TABLE(of, lt9211_match_table); =20 static struct i2c_driver lt9211_driver =3D { .probe =3D lt9211_probe, - .remove =3D lt9211_remove, .id_table =3D lt9211_id, .driver =3D { .name =3D "lt9211", --=20 2.34.1