From nobody Sat Sep 26 07:57:28 2026 Received: from mail-wr1-f47.google.com (mail-wr1-f47.google.com [209.85.221.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A476A37A84A for ; Thu, 3 Sep 2026 09:17:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788427046; cv=none; b=rtxpFazJhGNNGAnyt/vuLhblN6Gs7KoxJ2es5xj6dz3G5E4nXdMAhxz5bPUJeuuTjKOhTmuragSSzKCyCN7GYOwxORBCReP4BY6Q3ikvom/bGp2Um2G8TfcBmBImN4uXNyk5sNOnpjYsco9funq0+ZmKD6x8CX+gui4Us+KhQIg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788427046; c=relaxed/simple; bh=RAW3IjTiA5pWZrE8uD9aR7afJJyLRJLAxebVCoQj42E=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=jUVNtdn/V9eC9fJBj9JvJ9YimkyR2Gm92Xqd3QWFIj6z2p3tnPVFWiELJCCQ49hMr9kGgP+eWvuTuEnaOilXUlXgDLJvtQPQGECLodlzGBOXJXQ/0nIeGyehpky1Ksb1xssTuN1qxnYIg95+ShQ6rXdSFIfk+tSrxM6iciGfqsA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=wirenboard.com; spf=pass smtp.mailfrom=wirenboard.com; dkim=pass (2048-bit key) header.d=wirenboard.com header.i=@wirenboard.com header.b=cviByZx6; arc=none smtp.client-ip=209.85.221.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=wirenboard.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=wirenboard.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=wirenboard.com header.i=@wirenboard.com header.b="cviByZx6" Received: by mail-wr1-f47.google.com with SMTP id ffacd0b85a97d-4858303de5dso323584f8f.2 for ; Thu, 03 Sep 2026 02:17:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=wirenboard.com; s=google; t=1788427042; x=1789031842; darn=vger.kernel.org; h=content-transfer-encoding:content-type:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from:from:to:cc:subject :date:message-id:reply-to:content-type; bh=H9qD0sFZ2P4s6++zHyN8ZE8Rd94yZI/MQR/y8ugP8/g=; b=cviByZx621aeJet8uQmt6GBZkovgfhpxsBH+NIY4332JDtY4jacaSKp9cJl+fhWw2T dWw7pnhLusRGqfI+bN4CdccIvfXiWyW15JtWnLV/2FV9gKfyG0u28ZH+8sPNc8EHNqN5 dSVajPGKWLijxQ2R0bACcB9BBPznbUmKFHjMwiWTWrjv1572YNfMA6+XhO3UyDfvx8RW yRYOOTKvzk0LUh6MC7P6gaXaKS+JTFDhkksm2zXXTPw9L7v6YF9sYgEAJ05MqLb/7P8a IeFKlQ18EWpkozOafXeFG0lhOT8rmYUXpD/tnHj+XOdWn/ZS1SeAAxYjTo9n4lDiwOAy 8+7Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788427042; x=1789031842; h=content-transfer-encoding:content-type:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=H9qD0sFZ2P4s6++zHyN8ZE8Rd94yZI/MQR/y8ugP8/g=; b=ElHTL7iwZiQN5FIu5foavfgtYf0oGpFdJiOG/8ifD+/fpUWdJbMznyYPBWssMydwcR G2mCcDz2Nk9rUOBPUF0hVe0PwxIzPd+TjnRFYGBWikEey45qqS0GORuC74KUddk6n2OA 58kGL3sAZ+Xn1wGRAK9XHhaRLntUws0yj49GMEgByZ890Nth98aJ+wznjnCISqafMjHi wkHr1zpH+MBpha40rwaJxDDvyCfZx96N/co/lNoBWtlSmNpwVBYAKQE6YifrTBfqdZVs uRFHErAr3rQyD4zYYp/cX0qw3cLTC4gylV5w/gINVPSfCnxLOnF9yonzCa/F8tvvn238 dhFw== X-Forwarded-Encrypted: i=1; AKwUvByG7r1Ksjfl9nMaN9DwYaEZAWeYtL8UQAIhoPP+i6AetSfoKTl2kYsIzE894ntXUMC4Dt+A6aH40ifixZU=@vger.kernel.org X-Gm-Message-State: AFuF++nkD0CqrZ2T/+8KPYTIt/3DE8fHqcqpYovh1Y9yiaEII1PpPVVU 9fwvtULng3SyR53BVNxIW1maaBkZuzDC5XZrEsu9PvxuVs685sfRy2lsEJWttsEd1i8= X-Gm-Gg: AYBFou0V+bJH8RziZdHO8CPnUmEbDyllhVMRqEK52ZXty1h7jYbZAJrWxt3Fxuc7hFU yfMHUEm1b153lLVQyPwpik9/G8BUYgvaKHxGF1MCYkT08q51wX0lTjnXs55qUasSanvjvbQPeuL E7iEA36+W3dKQ6vynUSuOygW5kEt+wrwipQuRwNlo4Br9+/rXR7nLBBvVdUhJ7rfBAX6mcx1bC5 361XjwAWaajpNYe8MSqzFFXOooznT2yWDYOnvo5SYJrdd32nj+OVWW8BXJrpn+dcI0xqP326U+G NSVWdjjMk/xErEafDZ0u0G5ylMgYu6omu8kQx99HhIcXlHjS80QUza92qq2b0v+zK49sH8hLbq8 p0FS0urIjEJPr9PJp//rP4ocJLU4L0fFxX+vSyY1CbEW3cY8Kh/uosEpMBmFIXoau2/85WRnKZL 9RYMkdZ91Mkb7+jpPaxs9HBXpuYkZbeic2RkhXI3qGPnNVkXcpw9LSKjNH/76MlwmAyC3d8QFs8 S1cVZARTE6Zoz4cIVfMXNHuVlFKxdaJ X-Received: by 2002:a05:6000:471a:b0:484:3311:3176 with SMTP id ffacd0b85a97d-48488f22290mr20813888f8f.23.1788427041742; Thu, 03 Sep 2026 02:17:21 -0700 (PDT) Received: from localhost.localdomain ([85.137.25.106]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-48448e72f02sm12073755f8f.3.2026.09.03.02.17.20 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Thu, 03 Sep 2026 02:17:21 -0700 (PDT) From: Ilya Titov To: Linus Walleij , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland Cc: Bartosz Golaszewski , Maxime Ripard , =?UTF-8?q?Emilio=20L=C3=B3pez?= , linux-gpio@vger.kernel.org, linux-sunxi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Ilya Titov Subject: [PATCH v2] pinctrl: sunxi: keep a shadow copy of the data register output latches Date: Thu, 3 Sep 2026 12:17:18 +0300 Message-ID: <20260903091718.44042-1-ilya.titov@wirenboard.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260812120114.32501-1-ilya.titov@wirenboard.com> References: <20260812120114.32501-1-ilya.titov@wirenboard.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable On Allwinner SoCs, reading a bank's data register returns the pin level, not the output latch, for pins that are muxed as inputs. Writing a GPIO therefore corrupts the output latches of all input-muxed pins in the same bank: the read-modify-write in sunxi_pinctrl_gpio_set() reads back their pin levels and writes those into their latches. This breaks emulated open-drain lines (e.g. a bit-banged I2C bus from i2c-gpio). Such a line is released high by muxing it as input and letting the pull-up raise it, so any concurrent GPIO write in the same bank stores 1 into its latch. Driving the line low afterwards is a non-atomic data-then-mux sequence in sunxi_pinctrl_gpio_direction_output(); if the poisoning write lands between the two steps, the pin actively drives high (push-pull) instead of low. Observed in practice as sporadic glitches on a T507 board bit-banging I2C on port E while other PE GPIOs are toggled. On a scope the failure is unmistakable: on a clock pulse where SCL should fall to GND, the line instead steps *above* its idle high level for the whole low phase =E2=80=94= the pad drives a strong push-pull 3.3 V high, higher than the level the pull-up sustains on the loaded bus =E2=80=94 before the next transition rec= overs it. The same can hit SDA, corrupting data instead of clocks. Steps to reproduce on any sunxi board with a bit-banged (i2c-gpio) bus: # background: toggle any other GPIO of the same bank, e.g. line 21 gpioset -c --toggle 100us 21=3D0 & # foreground: keep the bit-banged bus busy while :; do i2cdetect -y 0x50 0x57; done # watch SCL/SDA with a scope or logic analyzer: sporadic clock-low # phases driven high (above the pull-up level) instead of low The bank spinlock cannot help: the racing write is a perfectly valid whole-register RMW that faithfully writes back what the hardware returned. There are no set/clear registers on this IP to write a single bit atomically. Fix it the same way gpio-mmio handles hardware whose data register read does not return the output latch: keep a shadow copy of each bank's latches, base the read-modify-write on the shadow, and only write the register. The shadow is seeded from the hardware at probe time so pins left in output mode by the bootloader keep their state. Pins that reach output mode through the gpiolib paths write their value (and thereby their shadow bit) before the mux switch in sunxi_pinctrl_gpio_direction_output(); pins muxed to gpio_out directly through a pinmux node bypass that path, so sunxi_pmx_set() refreshes their shadow bit from the latch (readable once the pin is in output mode) to keep them driving their pre-existing level. Seeding the shadow reads the PIO registers at probe time, which requires the bus clock to be enabled. The clock was only requested at the very end of probe, after devm_pinctrl_register() had already claimed the pin hogs described in the device tree - which mux pins, and thus access registers, with the clock still gated. Move the request ahead of both. Boards whose bootloader leaves the PIO clock running are unaffected, which is why the pre-existing hog problem has gone unnoticed since commit 950707c0eb5c ("pinctrl: sunxi: add clock support"). Fixes: df7b34f4c3d2 ("pinctrl: sunxi: Fix gpio_set behaviour") Cc: stable@vger.kernel.org Signed-off-by: Ilya Titov --- v2: - compute nbanks with DIV_ROUND_UP(last_pin + 1 - pin_base, PINS_PER_BANK) instead of round_up(last_pin, PINS_PER_BANK). last_pin is the highest pin number, not a count, so the old form allocated one bank too few whenever it was an exact multiple of PINS_PER_BANK, which would let sunxi_pmx_set() write past the end of dat_shadow. No current SoC hits this (the closest are PL1 on h616-r and PN1 on a80-r), but a bank with a single pin in a future table would. Reported by Sashiko AI review. The allocation size is unchanged for every SoC description in tree. Tested on a Wiren Board 8.5.1 (Allwinner T507) against a 6.18-based kernel, where the problem was found: the bit-banged ATECC/RTC bus on port E survives 200 probe rounds while another PE line is toggled every 100 us in the background, which reliably corrupted transfers before. The mainline port has not been re-tested on that hardware; it was build tested on v7.2-rc7 with arm64 allmodconfig and arm allmodconfig (all 28 PINCTRL_SUN* variants, W=3D1), both without new warnings, and sparse (v0.6.5) reports nothing for the driver. drivers/pinctrl/sunxi/pinctrl-sunxi.c | 76 +++++++++++++++++++++------ drivers/pinctrl/sunxi/pinctrl-sunxi.h | 7 +++ 2 files changed, 68 insertions(+), 15 deletions(-) diff --git a/drivers/pinctrl/sunxi/pinctrl-sunxi.c b/drivers/pinctrl/sunxi/= pinctrl-sunxi.c index 25489beeb312..2881a83be99c 100644 --- a/drivers/pinctrl/sunxi/pinctrl-sunxi.c +++ b/drivers/pinctrl/sunxi/pinctrl-sunxi.c @@ -837,6 +837,21 @@ static void sunxi_pmx_set(struct pinctrl_dev *pctldev, writel((readl(pctl->membase + reg) & ~mask) | config << shift, pctl->membase + reg); =20 + /* + * A pin muxed to gpio_out directly through a pinmux node bypasses + * sunxi_pinctrl_gpio_set() and drives whatever its output latch + * holds. Now that the pin is in output mode the data register + * reads back the latch, so refresh the shadow to keep such pins + * driving their pre-existing level. + */ + if (config =3D=3D SUN4I_FUNC_OUTPUT) { + u32 *shadow =3D &pctl->dat_shadow[pin / PINS_PER_BANK]; + + sunxi_data_reg(pctl, pin, ®, &shift, &mask); + *shadow =3D (*shadow & ~mask) | + (readl(pctl->membase + reg) & mask); + } + raw_spin_unlock_irqrestore(&pctl->lock, flags); } =20 @@ -1017,21 +1032,29 @@ static int sunxi_pinctrl_gpio_set(struct gpio_chip = *chip, unsigned int offset, int value) { struct sunxi_pinctrl *pctl =3D gpiochip_get_data(chip); - u32 reg, shift, mask, val; + u32 *shadow =3D &pctl->dat_shadow[offset / PINS_PER_BANK]; + u32 reg, shift, mask; unsigned long flags; =20 sunxi_data_reg(pctl, offset, ®, &shift, &mask); =20 raw_spin_lock_irqsave(&pctl->lock, flags); =20 - val =3D readl(pctl->membase + reg); - + /* + * Reading the data register returns the pin level, not the output + * latch, for pins muxed as inputs. A read-modify-write based on + * the register would therefore corrupt the latches of input-muxed + * pins in the same bank (e.g. an emulated open-drain I2C line + * released high), making them drive the wrong level once switched + * to output. Base the read-modify-write on a shadow copy of the + * latches instead. + */ if (value) - val |=3D mask; + *shadow |=3D mask; else - val &=3D ~mask; + *shadow &=3D ~mask; =20 - writel(val, pctl->membase + reg); + writel(*shadow, pctl->membase + reg); =20 raw_spin_unlock_irqrestore(&pctl->lock, flags); =20 @@ -1572,7 +1595,7 @@ int sunxi_pinctrl_init_with_flags(struct platform_dev= ice *pdev, struct pinctrl_pin_desc *pins; struct sunxi_pinctrl *pctl; struct pinmux_ops *pmxops; - int i, ret, last_pin, pin_idx; + int i, ret, last_pin, pin_idx, nbanks; struct clk *clk; =20 pctl =3D devm_kzalloc(&pdev->dev, sizeof(*pctl), GFP_KERNEL); @@ -1610,6 +1633,37 @@ int sunxi_pinctrl_init_with_flags(struct platform_de= vice *pdev, if (!pctl->irq_array) return -ENOMEM; =20 + /* + * The bus clock has to be enabled before the pinctrl device + * registers, as the pin hogs claimed from there access registers. + */ + ret =3D of_clk_get_parent_count(node); + clk =3D devm_clk_get_enabled(&pdev->dev, ret =3D=3D 1 ? NULL : "apb"); + if (IS_ERR(clk)) + return PTR_ERR(clk); + + /* + * Seed the output latch shadow from the hardware so pins the + * bootloader left in output mode keep their state; see + * sunxi_pinctrl_gpio_set() for why a shadow is needed. This must + * happen before the pinctrl device registers, as pin hogs can mux + * pins to gpio_out and thereby update the shadow. + */ + last_pin =3D pctl->desc->pins[pctl->desc->npins - 1].pin.number; + nbanks =3D DIV_ROUND_UP(last_pin + 1 - pctl->desc->pin_base, + PINS_PER_BANK); + pctl->dat_shadow =3D devm_kcalloc(&pdev->dev, nbanks, + sizeof(*pctl->dat_shadow), GFP_KERNEL); + if (!pctl->dat_shadow) + return -ENOMEM; + + for (i =3D 0; i < nbanks; i++) { + u32 reg, shift, mask; + + sunxi_data_reg(pctl, i * PINS_PER_BANK, ®, &shift, &mask); + pctl->dat_shadow[i] =3D readl(pctl->membase + reg); + } + ret =3D sunxi_pinctrl_build_state(pdev); if (ret) { dev_err(&pdev->dev, "dt probe failed: %d\n", ret); @@ -1665,7 +1719,6 @@ int sunxi_pinctrl_init_with_flags(struct platform_dev= ice *pdev, if (!pctl->chip) return -ENOMEM; =20 - last_pin =3D pctl->desc->pins[pctl->desc->npins - 1].pin.number; pctl->chip->owner =3D THIS_MODULE; pctl->chip->request =3D gpiochip_generic_request; pctl->chip->free =3D gpiochip_generic_free; @@ -1699,13 +1752,6 @@ int sunxi_pinctrl_init_with_flags(struct platform_de= vice *pdev, goto gpiochip_error; } =20 - ret =3D of_clk_get_parent_count(node); - clk =3D devm_clk_get_enabled(&pdev->dev, ret =3D=3D 1 ? NULL : "apb"); - if (IS_ERR(clk)) { - ret =3D PTR_ERR(clk); - goto gpiochip_error; - } - pctl->irq =3D devm_kcalloc(&pdev->dev, pctl->desc->irq_banks, sizeof(*pctl->irq), diff --git a/drivers/pinctrl/sunxi/pinctrl-sunxi.h b/drivers/pinctrl/sunxi/= pinctrl-sunxi.h index 0daf7600e2fb..498e88a19f71 100644 --- a/drivers/pinctrl/sunxi/pinctrl-sunxi.h +++ b/drivers/pinctrl/sunxi/pinctrl-sunxi.h @@ -85,6 +85,7 @@ #define IO_BIAS_MASK GENMASK(3, 0) =20 #define SUN4I_FUNC_INPUT 0 +#define SUN4I_FUNC_OUTPUT 1 #define SUN4I_FUNC_IRQ 6 #define SUN4I_FUNC_DISABLED_OLD 7 #define SUN4I_FUNC_DISABLED_NEW 15 @@ -175,6 +176,12 @@ struct sunxi_pinctrl { int *irq; unsigned *irq_array; raw_spinlock_t lock; + /* + * Output latch shadow, one word per bank. Seeded lockless at + * probe before the pinctrl device registers, protected by @lock + * afterwards. + */ + u32 *dat_shadow; struct pinctrl_dev *pctl_dev; unsigned long flags; u32 bank_mem_size; base-commit: f5bbbfec59b4e2fb7520a91de3df8a6174325d6a --=20 2.50.1 (Apple Git-155)