From nobody Sat Sep 26 16:40:09 2026 Received: from mail-qt1-f173.google.com (mail-qt1-f173.google.com [209.85.160.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A3B8C3AB286 for ; Tue, 1 Sep 2026 17:21:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788283266; cv=none; b=iqGqk3ebF9OfVMe+UB+AG7shY173FYxLhRhOcrTtO3/koasEQ3StO+TAJsvCRosVZETbCxd+GjVJrhyR2u5CnAX26bfbQFFKZQZMAHd8PO5ubmCUsK48HHyDaL8KZC8/c9Bp0au80OCxrlmnmDxa8N8lr19VGPa+7IfsRYaPChQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788283266; c=relaxed/simple; bh=ZQZ1l5fYm5WuqOkU5KgBnUMdFxCFcIY2eQfRbuZVmis=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=iCMQqFkWokcDqg+GCh7OgxS9GH10eu36mFESMuvAsx6KDW5Ms8RlMgJRfkd6cd497vWfmH7W5/ku096M/tmEP3f02PmebM8XrMCcqZ+wXdUM2Udh1YJGPXVD0iPAwWwVfXGoN4H/ionLE7x8xDOS2YlszM/CWZ+RZ1dMx4cmDJA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b=0Vc2V+eU; arc=none smtp.client-ip=209.85.160.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b="0Vc2V+eU" Received: by mail-qt1-f173.google.com with SMTP id d75a77b69052e-5300bdf61d9so139451cf.3 for ; Tue, 01 Sep 2026 10:21:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20251104.gappssmtp.com; s=20251104; t=1788283263; x=1788888063; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=Uv2BJxLvaZZpFr8An2zfM95tRAb7/Mj4O3Urh0xixiw=; b=0Vc2V+eUC9r7b8AcTlg0ogxQpAf/XF4GU5tIF4024uTSWNM997dEZS+EgpGgRDbU2+ mujZr7SfIX5cQKWNjCsBkNN3P75naIZsNlggTrR34XYTFXqHjgfizKL2xQFZDvbVF+Vy UYVfg76+a+UK2UytIioxjuwcMRBymeeQVzAbm/t2+kLW8WVnM1ECmQSHlLIaMxlFt2DX hG9BgCWoHnGIRMm0FapQkuN4g6Nvy5B/ZEi4PhY31dUQUJEY7PQqYTRNzmMON7K3DXaq 0yLHHy1YeXe5+1fS0uOw6tTPxJaINtRPMteUKmroi1LHXFUkZdTQV80HM1O23acvwoCn Vtww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788283263; x=1788888063; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=Uv2BJxLvaZZpFr8An2zfM95tRAb7/Mj4O3Urh0xixiw=; b=AbL4hyJfcLPT0xS8CivFUFPLErF9+Le/l/xN2cL5C0R81mED47Sk7wvXrz5268UytL Zvs69H/P5NOxkd7245DIJBsu/pNQy4RBmXBVsKBJVRZ6acL4MeLhbiX+Bfl+Qdf79j3C Q9I/45TB0wFdcdsgpj0ypmP+D8L8s9n2/V0iJX4OfwsPpBGGWgp4UA0IU6oPRIo6KdZY 6mFHdFO4IBji/DHARVLfB7Th9lFEaiRnQolnhALUpKv5l7Q12BqNbUwAIA7UzAwuyDsr IHW4H7SIKcnztmtXSJrauSCBwypJCOgPCZieG1nl6tKZRL50ShDieUiwXvhMda2t3VWD Qy3g== X-Forwarded-Encrypted: i=1; AHgh+RqjbnjnoD+HG8ER1wkc2W2jqlQpaJBU9ndvwzrk83tGTP7MKQ/3DZyMHW2RBMyshOKqeCG+xHH4sjjgSRM=@vger.kernel.org X-Gm-Message-State: AFuF++nwjmtFqwBLKMxPC8AdYkMKKdcg0JM+d5Ovj6r/1XFo257S79F0 sDyWAcRcOxTyiA4FExpJZGkwJyH/fao+pCeQjgf9+MgEJhHMkEn54z83LP0xKBjfqdU= X-Gm-Gg: AR+sD12hVwnPer3u/Xd1uAXbRkhK/znVtWuRQ/sd4mj7Nobigv7Bb27sWKrGhJrbPNS 7jN7DUTc0jmdfFl4LOnnXS5m2X1Yf5VEsP4ItgW6THQ+CjTZn5yg1xjHIUv1l7Ug1HGgZm96BkT 9BqFHJXYgyjqCaICn9KLLtIYGTEuOmFeTkpNRj6EzwpnDYIrIpB8ETdESKMjq4pN4hRA4VAatJN 1+EGgwYxPpqeIoM1cBKxOiSVYMHTQBI0OBKYsok0vJMU2vAudz+Fv1oAciuLPOaRwzo4Fe1ZEJr 83VzZrT+woj9JFuZkn6mHBcNzTHJpzmFkr5622jO/JpwGd+kIyhXcZjFeDLkNZImBDCly/x0Xj2 Mc/4TRNc8S3os5StU8ZMCLjc5741/tEX7d6hIP8oRpsOTjHkalMB49bO7zUvYg3df3G6jGLVCoq FemlcAcoySn5wOt3mZy8ZQzByu0cAD+B/ktO9IAq2l/Z1sQPUP1lMQqVaXdtf6SthycQ== X-Received: by 2002:a05:622a:116:b0:530:d3a:26d9 with SMTP id d75a77b69052e-5300d3a40d6mr195978991cf.29.1788283263394; Tue, 01 Sep 2026 10:21:03 -0700 (PDT) Received: from zippy.localdomain ([73.62.185.64]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-530331d9cbcsm1423661cf.16.2026.09.01.10.21.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Sep 2026 10:21:03 -0700 (PDT) From: Alex Elder To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: daniel@riscstar.com, mohd.anwar@oss.qualcomm.com, lorenzo.bianconi@oss.qualcomm.com, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 1/5] arm64: dts: qcom: qcs6490-rb3gen2: use pci for device nodes Date: Tue, 1 Sep 2026 12:20:53 -0500 Message-ID: <20260901172058.1512508-2-elder@riscstar.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260901172058.1512508-1-elder@riscstar.com> References: <20260901172058.1512508-1-elder@riscstar.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" A recent change caused the embedded PCIe endpoints on TC9564 SoCs to be treated by the devicetree code as PCI buses, which is incorrect. An RB3gen2 system has an "interposer board" that contains a TC9564 SoC. The TC9564 includes a PCIe switch with one upstream port and two downstream (external) ports, plus a third downstream port. The third port has an embedded PCIe endpoint with two functions, each providing access to a 10 Gbps capable Ethernet interface. The devicetree nodes representing these functions were previously named "pci@" but were renamed in the interest of consistency in commit e806c63ba51a7 ("arm64: dts: qcom: Rename pci@ nodes to pcie@"). Unfortunately, of_node_is_pcie() causes nodes named "pcie@" to be treated as PCI bridges, which PCI endpoints are not. The previous name "pci" matched such nodes as "default-flags" bus type, defined in the of_busses[] array. Rename the PCIe endpoint nodes "pci@" so they are not mistaken for bridge nodes by the devicetree parsing code. This restores the previous behavior, and allows them to be used for PCI endpoint bus. Fixes: e806c63ba51a7 ("arm64: dts: qcom: Rename pci@ nodes to pcie@") Signed-off-by: Alex Elder --- arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts b/arch/arm64/boot= /dts/qcom/qcs6490-rb3gen2.dts index a13315bf0fb07..99a985a177a61 100644 --- a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts +++ b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts @@ -954,7 +954,7 @@ pcie@3,0 { ranges; bus-range =3D <0x5 0xff>; =20 - pcie@0,0 { + pci@0,0 { reg =3D <0x50000 0x0 0x0 0x0 0x0>; #address-cells =3D <3>; #size-cells =3D <2>; @@ -962,7 +962,7 @@ pcie@0,0 { ranges; }; =20 - pcie@0,1 { + pci@0,1 { reg =3D <0x50100 0x0 0x0 0x0 0x0>; #address-cells =3D <3>; #size-cells =3D <2>; --=20 2.53.0 From nobody Sat Sep 26 16:40:09 2026 Received: from mail-qt1-f175.google.com (mail-qt1-f175.google.com [209.85.160.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8C88348821D for ; Tue, 1 Sep 2026 17:21:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788283267; cv=none; b=B/esWz39xmApY/ZJgx97u2EwsalS17DFMXzAzzYMYyzwFnCW8QtnNvil1hfg5LqQHHI/1pcbw95bYnWVF0/pBBSsM09pMVbluyTEfSWnPCrWXMo/sJee2UGdRC9TmqiNJWXVSWYHMPJw5CbGlNzaIXjAz/lckhusCvXswtwl4G8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788283267; c=relaxed/simple; bh=jgiUy5eMRpNUM8+bU8u8Yz1LZCFsAgtPKJ/eVtR6FBg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ueqDZMAYMhFWvvW9JBgbWzh+8bz6Quu6r/NVEC9lz+/YA/67rNBG9SPZO4o5e4E3urxw/4oTGhY2KYjZ0U7+bfxQtv1Gz4cFrTTNkkW7LCHe2wHbysHBV0Zm3DLSmWi69BqxtdS+MdoGpH7/Rp5pGaDD40+DVFjUnpfu3N6UJjE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b=CLQ/TUVZ; arc=none smtp.client-ip=209.85.160.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b="CLQ/TUVZ" Received: by mail-qt1-f175.google.com with SMTP id d75a77b69052e-52d8679c149so176991cf.2 for ; Tue, 01 Sep 2026 10:21:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20251104.gappssmtp.com; s=20251104; t=1788283264; x=1788888064; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=t39E3zIzKGyf4z7+xsFY+J4nC1fcBP8I9wZLt31dpDY=; b=CLQ/TUVZFAmHlz5Gb5F+4Sa2OX8Btehmjd3jtQI4ZHc27rxFXQpPgQFF3101IEcVEn S++bq4xe6sCPD/M6m1GuHPZlqILeehtPnHmyn0h43EGZu+U7mPdyi1hupr+bARY1oB5Q BuZF1oYZ9f6ja072qQFj1MpBZ2g0l/KwXNoGuXVaR8g0nOLRi+Qm9H4JYklELnlZVd0I lt52AUC37sUIZ7xeKMsXEs1wMs1n5e8zc3AR1ylPNZHOSSrF7V4SK7yJLbkCbRlSRKnL UM3rPyVbVuIebY8ZgZzSIVjJW7ooTqlOpwkhp06eK2Jl1arrhX3wXEONsYKdmx0PXfvH WN1A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788283264; x=1788888064; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=t39E3zIzKGyf4z7+xsFY+J4nC1fcBP8I9wZLt31dpDY=; b=UlzH+o62emDDd8gk0vcXrCbN47ZMw4o+F37oVKMrOoCmNueAbHepg0iatr66V15Yz7 S35t2ALD9p7kLeNYHQ2n+P5NTgzcajDU3YMwHGqcuvSjV+4J26IiB9I/BaalM4dMoTsP nD/fFSpzgZC+riGMUFk40NxnUX2Qp3jBdyDX08QAJ+89jNqAun1am2y2yQRcV6AkmSCC lx9D4XyUoPdNzo9eLg6VdNxYYoXjftDDDaauLziPjnjYU6/9vX18th0NoQS6baBq82Xu WJh5tX6kw9+jYwnjIe++GAC/R6OkcW1r5yHe6tlYiXbEQ1d1ujH1fUbyPR5NNGv0pDOd KNBg== X-Forwarded-Encrypted: i=1; AHgh+RqhNA+h/cr/NRg43jxNerkRzLQNdxWyjrVI38DODs/rVFt/Y80LQQU3V56i/CxnwMuawqDgKssAAvKUyOo=@vger.kernel.org X-Gm-Message-State: AFuF++mbUxpuGGDtObBzayD26WMfcQiOxGClFlRBf/bXg7402NbSAOvL bHTMOXM6Uc8VQa11XjFSLKKqvrpStVK2iTsHK2L/0KwN8hlfcgEzgiyua3pDQtvmt4c= X-Gm-Gg: AR+sD13Bai0AIg+7wtwI0qMRqosnchnvHWqSKEqbubVH/92ufw+gpotQ9GxmTCQjzW/ fDAwQilBLOr2EFUDRGl+BA3tBYQ5EMq6xcI9Xvq2x2BUte+DgbHxlDNsAD0XHoUY8OOkW3/1pdq J9DnhJPaTnvVsENan75nGzcXpBwqpcOIrFJnc2WRP00mRMG6FDIhzJK8XD49FwfEYIdfky75L6C HdGHFXOmEdRS0U18vPOARoploNe6wksVlnHcRKNqw3SMx3kxdse1vgG28P/ucPEM4hf8ftl8/ZE kSurRIqLX+Xig8+RXNI69A7thHRFtrlTx+Kxc2VbyRbS6wc5NJj2IB6EogDq4cMuttgLXJ7ebIp 75tF58/4WjtJ9tjBFFsHGh6YCulDdEdsh/rAmrl0F9h8n6sKLhpf+/CmQF782TY9+yZjzZ1nL7l Khd1Ac/DZED/SxeQ9P5vkWDqzlHiF7SjY5Hzj3rpqu7Jl4aopsnRiLfS3WcgWnqw2WOqJj3gb6X 8A= X-Received: by 2002:a05:622a:1a9d:b0:52d:70b4:2e1a with SMTP id d75a77b69052e-52fb9373ffamr417632911cf.1.1788283264448; Tue, 01 Sep 2026 10:21:04 -0700 (PDT) Received: from zippy.localdomain ([73.62.185.64]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-530331d9cbcsm1423661cf.16.2026.09.01.10.21.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Sep 2026 10:21:04 -0700 (PDT) From: Alex Elder To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: daniel@riscstar.com, mohd.anwar@oss.qualcomm.com, lorenzo.bianconi@oss.qualcomm.com, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 2/5] arm64: dts: qcom: qcs6490-rb3gen2-industrial-mezzanine: use pci for device nodes Date: Tue, 1 Sep 2026 12:20:54 -0500 Message-ID: <20260901172058.1512508-3-elder@riscstar.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260901172058.1512508-1-elder@riscstar.com> References: <20260901172058.1512508-1-elder@riscstar.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" A recent change caused the embedded PCIe endpoints on TC9564 SoCs to be treated by the code devicetree as PCI buses, which is incorrect. There are three TC9564 SoCs on the RB3gen2 system with an industrial mezzanine. All implement a PCIe switch that includes an upstream port and two downstream (external) ports, plus a third downstream port. The third port has an embedded PCIe endpoint with two functions, each providing access to a 10 Gbps capable Ethernet interface. The first TC9564 is found on the "interposer board." Its upstream switch port connects to the QCS6490 host PCIe root port 1, and is described in "qcs6490-rb3gen2.dts". The other two TC9564 SoCs are found on the industrial mezzanine board and are described in "qcs6490-rb3gen2-industrial-mezzanine.dtso". The upstream switch port for one of these connects to the QCS6490 host PCIe root port 0. The upstream port for the other is connected to the second downstream PCIe switch port of the TC9564 on root port 1. --------------- | QCS6490 | | Host | | PCIe0 PCIe1 | + ----+-----+---- ------------------ | | | | TC9564 1 | | ------------------ | | | DSP1 +--- | TC9564 2 | | -------+ USP | | DSP1 +-----+ | | DSP3 DSP2 +-----+ USP | | | / \ | | DSP3 DSP2 +-----+ | | EPF0 EPF1 | | / \ | | ----+------+------ | EPF0 EPF1 | | ------------------ ----+------+------ | | TC9564 3 | | | DSP1 +-----+ -------------+ USP | | DSP3 DSP2 +-----+ | / \ | | EPF0 EPF1 | ----+------+------ The third downstream port (DSP3) on all three of these has an embedded PCIe endpoint with two functions, each of which implements a 10 Gbps-capable Ethernet interface. These devicetree nodes representing these functions were previously named "pci@" but were renamed in the interest of consistency in commit e806c63ba51a7 ("arm64: dts: qcom: Rename pci@ nodes to pcie@"). Unfortunately, when these nodes are named "pcie@" (as they are now), of_node_is_pcie() causes them to be treated as PCI bridges, which they are not. The previous name "pci" matched such nodes as "default-flags" bus type, defined in the of_busses[] array. Rename the PCIe endpoint nodes "pci@" so they are not mistaken for bridge nodes by the devicetree parsing code. This restores the previous behavior, and allows them to be used for PCI endpoint bus. Fixes: e806c63ba51a7 ("arm64: dts: qcom: Rename pci@ nodes to pcie@") Signed-off-by: Alex Elder --- .../dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.dtso | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.= dtso b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.dtso index 46bb52c667a4d..14c64439ae1e6 100644 --- a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.dtso +++ b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.dtso @@ -130,7 +130,7 @@ pcie@3,0 { ranges; bus-range =3D <0x5 0xff>; =20 - pcie@0,0 { + pci@0,0 { reg =3D <0x50000 0x0 0x0 0x0 0x0>; #address-cells =3D <3>; #size-cells =3D <2>; @@ -138,7 +138,7 @@ pcie@0,0 { ranges; }; =20 - pcie@0,1 { + pci@0,1 { reg =3D <0x50100 0x0 0x0 0x0 0x0>; #address-cells =3D <3>; #size-cells =3D <2>; @@ -225,7 +225,7 @@ pcie@3,0 { ranges; bus-range =3D <0x5 0xff>; =20 - pcie@0,0 { + pci@0,0 { reg =3D <0x50000 0x0 0x0 0x0 0x0>; #address-cells =3D <3>; #size-cells =3D <2>; @@ -233,7 +233,7 @@ pcie@0,0 { ranges; }; =20 - pcie@0,1 { + pci@0,1 { reg =3D <0x50100 0x0 0x0 0x0 0x0>; #address-cells =3D <3>; #size-cells =3D <2>; --=20 2.53.0 From nobody Sat Sep 26 16:40:09 2026 Received: from mail-qt1-f180.google.com (mail-qt1-f180.google.com [209.85.160.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 03781489871 for ; Tue, 1 Sep 2026 17:21:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.180 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788283268; cv=none; b=urKF4r4SnsqmBGq0hjrGTgztb86V1WJPR5llQ2uQgYjZjYrT2VXYXKroGpM6/Rh6eLqDPxzumWcWK+/Rzh1/CSqUPD84YJPgOfADngXI4broNgpymKgie24N1JfU80F7I0G+N0j+uH2QAG/iFayW9+KuwsB3Y5XeWBOURmI48+Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788283268; c=relaxed/simple; bh=OQLNFPvUQ42540MPbj4N+mCmoR6LhlUTwjDObKA096Y=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Dk7jdf1sDZ1BI3O6mvuenCDG9mAmzLg/ChJgRTvj2vjYvVMYmvM0W5Ub/jhZt+Kv8OqUCHSmjtIsdbLvfqi+8KSlqqIR1twPDPpQDS/SldcqwzXgjtxxR2VqW45r+sth6OSOcwKVZP0CFF64YQAEYJlkhkEGNb9z8WZgZkVb1/s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b=AQqjXECo; arc=none smtp.client-ip=209.85.160.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b="AQqjXECo" Received: by mail-qt1-f180.google.com with SMTP id d75a77b69052e-51c2a449c57so202061cf.1 for ; Tue, 01 Sep 2026 10:21:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20251104.gappssmtp.com; s=20251104; t=1788283266; x=1788888066; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=F86NIStLY9cGoGB3xcagvq9+EPuFUydagIKpVoDWv1I=; b=AQqjXECoDXFW3/SbH/KCJD9TxYC1OO5AmNMq5zXo3mdVQ9mdXpaXhxtIaI1Q58JxCK n7KxZ8EfMW8XfMBF3bD0yTJBvO1bWIpbY15T5h2Dqej5JstOTutQa6NMvpDKYNB1DEl0 YheKK4xFgPirifEckSJtFTaOkKEGvOjLCVvr5FZDG9JZadUeHF+OavvMifOR2sWwGAdJ d5UevThE2xpSbIX95PpbgSSfeB2w5soWMxsffj+6oVQM3F87a0M3BrGrRj8dLRQRAwHc aptNHszZnD3WOHw0ZYJnyCJFXJJehUQrnUqgCNo67PH5NoCbAGzEywt6Am+S22PrZG6K nmXg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788283266; x=1788888066; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=F86NIStLY9cGoGB3xcagvq9+EPuFUydagIKpVoDWv1I=; b=W3qBUUH1ZlBkt+/cw80yyj5mCoaa4PsQFidX6oHkwMnS2f6C9yEePphYqXII/NYc64 075ChJpAypnVAChqtzQfPZgvPmezAelW5iuUDlC33oMpg0nGYLT5sB67bh3szaDUJRH7 b5Vul4b8qAGk+aNg2FIS4GRsdJTd7KDB/US8WA42kM44xVK5t+4D+X6uZyf+a7/1k21R NV9fLCQAosEC7avUbmsCe5LGypCJfCMjhGSMaCfp66Wke+Ofv0E+CacXKUBVWfyZzqf6 vRpl6lBfHvSCId4iApCP62ZSimUBJwn6xPxaLVQ6sVMxJqXU84QcaOyniOxx3fqJ7zzU ST7w== X-Forwarded-Encrypted: i=1; AHgh+RrB/rCOq46P6yZPpuWXP+pvq74P70V7NkAB6aPyDK9AUYx1tgRu0GIi222htGhJiude3Yp47kcVRrlaocA=@vger.kernel.org X-Gm-Message-State: AFuF++lbYd++RLZnUdm5hYqDjx1Zu98ZNc8xLBnryL7NcpbdCz8gcA/T ieJ5Df0QMTK/WgP5dMpgNFJnFb25+QLTVJcFUufZ1lryyzNEyn7NTSfnBfW+hlQUHLs= X-Gm-Gg: AR+sD11eFNb3UkRKWY9znCsRe8hqYKr38oC9YVkxzcSRrPYvKuFllvhFaIS/LDB3xMl B87xOJ3cVeGFIBbwsI9aUux//qbCOhBaR8QqlFXplMbvbYhdfogZMy7v7FjTbwt3XucV9RiqlLx C3NPGdX1nKFvRBmVrr3Ta7V1M4UDDK7qTjYucosyYrf60H5hXDT3xW4gZweHureKhVfc7JKh70a kmVJabEvunMYPfh685RGafAEB+RJnBY0kc18ee0rpEO+n4PNiNBgsFFvmDmcRGhMazRGmJNV+Dr QramG3CQoCodmAIB8S0X4x6B3x/6x7w55iL9MOc1mZ6Z3saDaulIUfkCiq1dVlGOw1KBQOGRV0d Yk8mIzZPJ4LxTBALThA6cEVFqvCD2qv21rflr+aIvGobyfNDcO+l5SHndBn4gC0erksX8365PVX Zj87e1cb1yVfjAjRwmQX0y2VcnYxXwN2yBLVRCdLItx68h/WEk2fL9W7Tyl1QO7tmAzZmF3cKYp IY= X-Received: by 2002:a05:622a:58c4:b0:51c:ba4:d837 with SMTP id d75a77b69052e-53021bc32aemr151866041cf.18.1788283265551; Tue, 01 Sep 2026 10:21:05 -0700 (PDT) Received: from zippy.localdomain ([73.62.185.64]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-530331d9cbcsm1423661cf.16.2026.09.01.10.21.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Sep 2026 10:21:05 -0700 (PDT) From: Alex Elder To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: daniel@riscstar.com, mohd.anwar@oss.qualcomm.com, lorenzo.bianconi@oss.qualcomm.com, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 3/5] arm64: dts: qcom: lemans-evk-ifp-mezzanine: use pci for device nodes Date: Tue, 1 Sep 2026 12:20:55 -0500 Message-ID: <20260901172058.1512508-4-elder@riscstar.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260901172058.1512508-1-elder@riscstar.com> References: <20260901172058.1512508-1-elder@riscstar.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" A recent change caused the embedded PCIe endpoints on TC9564 SoCs to be treated by the devicetree code as PCI buses, which is incorrect. The Lemans EVK IFP mezzanine has a TC9564 SoC, which includes a PCIe switch with one upstream port and two downstream (external) ports, plus a third downstream port. The third port has an embedded PCIe endpoint with two functions, each providing access to a 10 Gbps capable Ethernet interface. The devicetree nodes representing these functions were previously named "pci@" but were renamed in the interest of consistency in commit e806c63ba51a7 ("arm64: dts: qcom: Rename pci@ nodes to pcie@"). Unfortunately, of_node_is_pcie() causes nodes named "pcie@" to be treated as PCI bridges, which PCI endpoints are not. The previous name "pci" matched such nodes as "default-flags" bus type, defined in the of_busses[] array. Rename the PCIe endpoint nodes "pci@" so they are not mistaken for bridge nodes by the devicetree parsing code. This restores the previous behavior, and allows them to be used for PCI endpoint bus. Fixes: e806c63ba51a7 ("arm64: dts: qcom: Rename pci@ nodes to pcie@") Signed-off-by: Alex Elder --- arch/arm64/boot/dts/qcom/lemans-evk-ifp-mezzanine.dtso | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/lemans-evk-ifp-mezzanine.dtso b/arch/= arm64/boot/dts/qcom/lemans-evk-ifp-mezzanine.dtso index 6cfa0bc1440e9..22c975628ed79 100644 --- a/arch/arm64/boot/dts/qcom/lemans-evk-ifp-mezzanine.dtso +++ b/arch/arm64/boot/dts/qcom/lemans-evk-ifp-mezzanine.dtso @@ -271,7 +271,7 @@ pcie@3,0 { ranges; bus-range =3D <0x5 0xff>; =20 - pcie@0,0 { + pci@0,0 { reg =3D <0x50000 0x0 0x0 0x0 0x0>; #address-cells =3D <3>; #size-cells =3D <2>; @@ -279,7 +279,7 @@ pcie@0,0 { ranges; }; =20 - pcie@0,1 { + pci@0,1 { reg =3D <0x50100 0x0 0x0 0x0 0x0>; #address-cells =3D <3>; #size-cells =3D <2>; --=20 2.53.0 From nobody Sat Sep 26 16:40:09 2026 Received: from mail-qt1-f175.google.com (mail-qt1-f175.google.com [209.85.160.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E9C2D48989B for ; Tue, 1 Sep 2026 17:21:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788283269; cv=none; b=Z9OOuVRN5Ok9+pZ/2+YhOS5FKlkdRwGgPpx05mW7Qxqe1sUzwQ168n5EY50DfBrIcOhe8WbP8LkICiWe5FVITl5tc9k2W5SfSVqLAixJuPz2I8Ij+bvDTczs7V4ZXn96faX50UZa7pBQ8NPtM6tTS6v3wcCRbgQcxo7YBpTUS0w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788283269; c=relaxed/simple; bh=00fk2d4bFTlZ83rXDe3waL00PuwEXFQI8b8viicDX8U=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=rFrYVEW1bLavqRvyqQ7fdb+alPU1tsdi1ZmRRMwtQRQKwg3RPMPb2XueUikwHxb6//gsW3JwGjBptY+wP+I8T+ZOsvxHlJLqQQTUk6cxQNe9whn7mGqZxU5KHMpC363l5xH7ngMcTHkubC1Kd1pbSNOfBj7QUX+04E8iH3U0lGY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b=T34yi+8L; arc=none smtp.client-ip=209.85.160.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b="T34yi+8L" Received: by mail-qt1-f175.google.com with SMTP id d75a77b69052e-51c0006ea8eso359601cf.1 for ; Tue, 01 Sep 2026 10:21:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20251104.gappssmtp.com; s=20251104; t=1788283267; x=1788888067; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=wPkZSzl2Bkcvu9UW0A3Dp3FDmK7DknZNc63zeKT5t/s=; b=T34yi+8LdpSmXJY4+o/sAXpnvV+fwXSpm2PCmZcLD72LaqVt6dIAAQIUC6/HEMyX25 UPFAwkcLxL0HeToMmArCs1EOSEowOPZpfwgWhZhNG3OY15B+EPOK/aNZhZCAr6YElz/F pBV2kG3/Qyv+Pjd5RYZrHuK4/ugrA6wpS6zC9h5Gu+SBnMFFtTxsSb5u3fdQ2/VOxyAT zsYUuIzJ/X59hTkuo7oBI7ZXB+6AT09X5ESfFOp6yBqZYz93JhHuMCLUMWGJYOOIAqop 4PNvJiVcBVXaRvTLBO6keA7A7CSqj9RLQ4F1VkcQMgsOb73n9cw9Kg28UzcDy7QnUMW4 9BIQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788283267; x=1788888067; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=wPkZSzl2Bkcvu9UW0A3Dp3FDmK7DknZNc63zeKT5t/s=; b=C/gujNAqeL+BS44msOfGahGmFW8O4i/zI3gHskPGjoKE0RZ7DXUduLGcrIQA4W6QuQ DFFyxYNhb0q+HyRwSnFjAzLOjIyP0C8VFDxlwxfBCCl5CjOcCn0x02SieyvQTGVcpAFN Kh9v9idYRXEYpzn/wJtKovQ5EkizJ+9Od6sA6l9NGmMh46q8RA0/dPj5ZfXMpgJdVsPD TpMKzDmI12EMhVLI4StwG8CCVSTtqKrCjVP9WZpDcjS7wz9p2drV3v7gCVxiPLRfut9K Bq+8V/3OSm+b0Q1p8s2qqJtAaRDPEWqu2yeWH7ioUTi7SP+ljI2snKg7JF+fN4QQ/MLz h+Zg== X-Forwarded-Encrypted: i=1; AHgh+RodpopYFW9vnPi6fzX5+CYWtfN4xlhbeTnJV1P93l4POtRHrgUWSHTdihToI9eoknE1KNlQWpyYSpt2/qE=@vger.kernel.org X-Gm-Message-State: AFuF++nzqVxOXUQLqkKeC2VCalYX8gAS/7UxW3DdlZje6s3Td6GGMWQ6 9UN1KSEJzMufY4wEVZVxnV8Z0m8oEcuIFqWJcsJGoHYvT5PMKW/TubBWZV/R0MTIqns= X-Gm-Gg: AR+sD1326T41EYWvzz7DBC64sQf3EnIJvGZoA7Cj7iy9xAV82PqVHyV/eXs1dW39grF bawneNuFXuTRZIo0WY0tb/F/QdAOlsrgxV00fuRP/X6v7tt3AjhM5IJzL5RAPa+AtVYrTfwQpZ+ MbkDKrX8QibwPkC8cus4NYG8jWq78QLAOpOw5xAtcT3+/jK7SjHIGl9do1rkB4I88r7J2D/c2OX 73Y0xDr9VcrqIYk0VZHms1asfCp+bdXnrFjfrx3Xu8bE9aQzzOa27/ovuu/bJpY9YGfVWZf3mDe ygPRexdk2Ow+Q9oZVOhBbny7fy8FMCVW14v3qo3SDoljIQemV8abpVZd7BckVqA03Ho4YNDKAHT PrZztCwvE0RdRCO4Y98RnvhIcKJ0IoUEBE0qMT1cwCjqWK1JqfnEOpbmMIWpR7WRWm7mx/771DI rmycp/Gm4aGQpfSndDW5Y33/ypyeU0AMVX96PJx8XlcwLdOPQz0Ux6QvodVFDNRiWf X-Received: by 2002:a05:622a:c8c:b0:52f:a319:da85 with SMTP id d75a77b69052e-52fb96af1b0mr463638811cf.39.1788283266590; Tue, 01 Sep 2026 10:21:06 -0700 (PDT) Received: from zippy.localdomain ([73.62.185.64]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-530331d9cbcsm1423661cf.16.2026.09.01.10.21.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Sep 2026 10:21:06 -0700 (PDT) From: Alex Elder To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: daniel@riscstar.com, mohd.anwar@oss.qualcomm.com, lorenzo.bianconi@oss.qualcomm.com, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 4/5] arm64: dts: qcom: monaco-evk-ifp-mezzanine: use dev for device nodes Date: Tue, 1 Sep 2026 12:20:56 -0500 Message-ID: <20260901172058.1512508-5-elder@riscstar.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260901172058.1512508-1-elder@riscstar.com> References: <20260901172058.1512508-1-elder@riscstar.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" A recent change caused the embedded PCIe endpoints on TC9564 SoCs to be treated by the devicetree code as PCI buses, which is incorrect. The Monaco EVK IFP mezzanine has a TC9564 SoC, which includes a PCIe switch with one upstream port and two downstream (external) ports, plus a third downstream port. The third port has an embedded PCIe endpoint with two functions, each providing access to a 10 Gbps capable Ethernet interface. The devicetree nodes representing these functions were previously named "pci@" but were renamed in the interest of consistency in commit e806c63ba51a7 ("arm64: dts: qcom: Rename pci@ nodes to pcie@"). Unfortunately, of_node_is_pcie() causes nodes named "pcie@" to be treated as PCI bridges, which PCI endpoints are not. The previous name "pci" matched such nodes as "default-flags" bus type, defined in the of_busses[] array. Rename the PCIe endpoint nodes "pci@" so they are not mistaken for bridge nodes by the devicetree parsing code. This restores the previous behavior, and allows them to be used for PCI endpoint bus. Fixes: e806c63ba51a7 ("arm64: dts: qcom: Rename pci@ nodes to pcie@") Signed-off-by: Alex Elder --- arch/arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso b/arch/= arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso index ca5bf0fe5ec6e..a6e57ec8a1e14 100644 --- a/arch/arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso +++ b/arch/arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso @@ -117,7 +117,7 @@ pcie@3,0 { ranges; bus-range =3D <0x5 0xff>; =20 - pcie@0,0 { + pci@0,0 { reg =3D <0x50000 0x0 0x0 0x0 0x0>; #address-cells =3D <3>; #size-cells =3D <2>; @@ -125,7 +125,7 @@ pcie@0,0 { ranges; }; =20 - pcie@0,1 { + pci@0,1 { reg =3D <0x50100 0x0 0x0 0x0 0x0>; #address-cells =3D <3>; #size-cells =3D <2>; --=20 2.53.0 From nobody Sat Sep 26 16:40:09 2026 Received: from mail-qt1-f177.google.com (mail-qt1-f177.google.com [209.85.160.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 08B84488762 for ; Tue, 1 Sep 2026 17:21:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788283310; cv=none; b=O2gKnJ7GfGqRw2T7FQPdgJYkYg8MEuOpodTbmevdUQdv/vGE0KgjFRnC7oYirbAj4u497NV0BdJx9Or7D8oU74ViXKqxlrOEDjyKJ20G51Uuj+lBKD/yKNzzNsnvPO6Hij9JnlCXZOLfDsUyUscZfLay4ppMb/DFjwivTZ2N1+0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788283310; c=relaxed/simple; bh=Bf3DldYJPkEl5wDXkPPwE+qQIpcMuluvTmCJXkBa3ZE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=FLqfkJiSx+e6/KWBHqsydA144qjEhZmTQnX7Enf2dgZjfdkFfygWCFXodMmTeeIjSD3xKK2/b3gFRtQ9EvNo59u2dmMnvb0wou/VOtcdY57lBcBpNVOsblKf7NDcrg+AfI/cgb8R7stxo/3xw4sTr+5D1gXFnAwOp6LGydXKgFM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b=w1PVg66y; arc=none smtp.client-ip=209.85.160.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b="w1PVg66y" Received: by mail-qt1-f177.google.com with SMTP id d75a77b69052e-5218927884fso298701cf.3 for ; Tue, 01 Sep 2026 10:21:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20251104.gappssmtp.com; s=20251104; t=1788283308; x=1788888108; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=oFhnWYzUZYC/wvAq/4Lo1J9s4tj77sgPBLg2juwGlsE=; b=w1PVg66yReSX5yg83+AUMHYBJbdEiIxIva72R+qUDOld7CwiDAxGrH92f3G6Fvu8Me oxkrUV0baAy+WiDw7UGF4dohAsK0xkHHoSgJHJYMuGIcfWyAt/68PlIAm/0PaIw+SLzq DJx4IK0MoQuGxT7Rkqde14G1XohjhJv0I1Zr80tVqFQsBfOWH1MobEtfr9MEfjIhOtsj rba9WpXdH3n7Yfxb4b0VgeuOUaOanASIde97c01veIypNlcp8y6uW0y83Q7G92ali9nJ qdaM6QRyW1dvIvtxUkoGG7nBIH4K3gPMd3pOMalIfHKcibmTc8IZaM4OK06e3v/iCbc7 K6jg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788283308; x=1788888108; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=oFhnWYzUZYC/wvAq/4Lo1J9s4tj77sgPBLg2juwGlsE=; b=Rcf5ipDv2DH9mXGjEc0VygN2H4u7bOHY+lPTvwaL1a5ymYu2x1o680obCbzHwo4LdX G5z9THePoApfatFW7zAggMzvh4bwNpfaFAw0NoP+2i2lS2vbOPnQsvZQ54fMd88aXE1t bdrQLNV2OeF3q8v3pIn0UgmYRU4++enmEuEPfloNjSnOXVbwuUuhk5p0xJ+FQTdlWZ46 1ky1OUuqO4NuSLzsosvjxnmruxBF+bWxpbYut/pNjyazee+0AGjCbbJMvkNs5lLVfY5A G2HdQchMeVJOH9Zppg9BhPuuE6/jXuoqyQVcHkwxfpRMH1gMXLnHHFZ3G+i94//mt1SZ dYlg== X-Forwarded-Encrypted: i=1; AHgh+Rpgpq/lMyxfhOJUOYdMf6eLVTJgz+Px6EYW3xs9qO9FKp54CthUjs5Sq3BKoJLNLhkzmXr1x/xbVIqpkAc=@vger.kernel.org X-Gm-Message-State: AFuF++mQgVgSzu2dYJCKRWm7fNbswqUsaPCcl4EIrIgmdu1fO3HQGF4z BGAHhIi4BpDcahhdg3MBmyc6i6hWgw/yPkgz7kLzgxxx+7adIiwyNjqGCAmMx87GB4k= X-Gm-Gg: AR+sD10DOlcPpqsOetJLPfbdGBCllAKW0BU57G8jSbbDI5eV03h6VD57KyX83nOGso2 tvMmJ8ZnldRZkDByL3O3zFIxg7DNWz8xNzpdpA1wB17dwuRmJ+RAcSQ4rpaD6psuIG1TLzdgqmi 4sAj1obYyer3x/MooEiJ0R3OPxvAaWIjQPY9nHcnBo9Sq1/3OA/26dwBFUy6YN0UR2WzgzFuPmc okenwqaQliR+GYbytVy2f1OMyJX++lp3Lrq9V3aH7lZG1fZi92xJ3/y/f8ijhOuwpfBD3A2o4Oq 8epuVaVwnT7Pfrys7yuVq3SEpplE0vXjbfDcMhOHZvxZI/zeateoeuF2P12GR0B0tyCsuAU9VDe srfJ3bR+TA8m6aihZoXRGcjxRCbY3R/zdIUDXA0BAjIzqtkJ7rSu/f7h+twr5QZTt+6p3178iuX FSGi9t9ZCh6KoZkcEGrdEKT+HIg6+cp0nnqAq8QANCx06CTEm3Yrz/baVOS1tBSlBoZQ== X-Received: by 2002:a05:622a:2586:b0:51a:8bc9:2915 with SMTP id d75a77b69052e-52fb93d5098mr461094611cf.8.1788283267690; Tue, 01 Sep 2026 10:21:07 -0700 (PDT) Received: from zippy.localdomain ([73.62.185.64]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-530331d9cbcsm1423661cf.16.2026.09.01.10.21.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Sep 2026 10:21:07 -0700 (PDT) From: Alex Elder To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: daniel@riscstar.com, mohd.anwar@oss.qualcomm.com, lorenzo.bianconi@oss.qualcomm.com, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 5/5] arm64: dts: qcom: qcs6490-thundercomm-minipc-g1iot: use dev for device nodes Date: Tue, 1 Sep 2026 12:20:57 -0500 Message-ID: <20260901172058.1512508-6-elder@riscstar.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260901172058.1512508-1-elder@riscstar.com> References: <20260901172058.1512508-1-elder@riscstar.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" A recent change caused the embedded PCIe endpoints on TC9564 SoCs to be treated by the devicetree code as PCI buses, which is incorrect. The Thundercomm AI Mini PC G1 IoT defines a TC956x SoC, which includes a PCIe switch with one upstream port and two downstream (external) ports, plus a third downstream port. The third port has an embedded PCIe endpoint with two functions, each providing access to a 10 Gbps capable Ethernet interface. The devicetree nodes representing these functions were previously named "pci@" but were renamed in the interest of consistency in commit e806c63ba51a7 ("arm64: dts: qcom: Rename pci@ nodes to pcie@"). Unfortunately, of_node_is_pcie() causes nodes named "pcie@" to be treated as PCI bridges, which PCI endpoints are not. The previous name "pci" matched such nodes as "default-flags" bus type, defined in the of_busses[] array. Rename the PCIe endpoint nodes "pci@" so they are not mistaken for bridge nodes by the devicetree parsing code. This restores the previous behavior, and allows them to be used for PCI endpoint bus. Fixes: e806c63ba51a7 ("arm64: dts: qcom: Rename pci@ nodes to pcie@") Signed-off-by: Alex Elder --- arch/arm64/boot/dts/qcom/qcs6490-thundercomm-minipc-g1iot.dts | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/qcs6490-thundercomm-minipc-g1iot.dts = b/arch/arm64/boot/dts/qcom/qcs6490-thundercomm-minipc-g1iot.dts index 31bafa2cf51db..183ac59ca7d49 100644 --- a/arch/arm64/boot/dts/qcom/qcs6490-thundercomm-minipc-g1iot.dts +++ b/arch/arm64/boot/dts/qcom/qcs6490-thundercomm-minipc-g1iot.dts @@ -790,7 +790,7 @@ pcie@3,0 { ranges; bus-range =3D <0x5 0xff>; =20 - pcie@0,0 { + pci@0,0 { reg =3D <0x50000 0x0 0x0 0x0 0x0>; #address-cells =3D <3>; #size-cells =3D <2>; @@ -798,7 +798,7 @@ pcie@0,0 { ranges; }; =20 - pcie@0,1 { + pci@0,1 { reg =3D <0x50100 0x0 0x0 0x0 0x0>; #address-cells =3D <3>; #size-cells =3D <2>; --=20 2.53.0