From nobody Sat Sep 26 12:28:31 2026 Received: from mail-ej1-f41.google.com (mail-ej1-f41.google.com [209.85.218.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B0FE44766A7 for ; Tue, 1 Sep 2026 13:20:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788268824; cv=none; b=RMnAbn/njRQm6O0t0pTgVoPqVp8OLe1aooC7l1gjBHrULNZ+cCLFjZH4/UCIQTw0x+YZQECG2mAue0mC5Q2wlbGmCoeYqLtcRM0tP2q1UqZP6WUKYyZKTOzuSYlYdh0MU7lk2xke5Hu6JYjCKYx4U/wybszKB5hHkwosNiuO7m4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788268824; c=relaxed/simple; bh=otjLY8M+I6ZgbZOeUnR9kBIt/DE5V0fH5Sljc8GFFI8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=c63hykQfhxzS15V6dN11z3A/1hesBwrxYE0gV5v8KLcAmnH5Z9AacF4UWT9OylxhyoYVQ7kSnTuFE5h5+adtE31nitS7wMQH0KOuBO2JtamZUdTxGrPXrfilvkvoNydHzRzo74hWU3b8cngbH+fk7H7Qp255NK0SiIrH589VJNI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=lt8GSh42; arc=none smtp.client-ip=209.85.218.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="lt8GSh42" Received: by mail-ej1-f41.google.com with SMTP id a640c23a62f3a-c1c52d920b8so121720766b.2 for ; Tue, 01 Sep 2026 06:20:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1788268821; x=1788873621; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=TqkMmON3N0nWAQFU0GAIUZAQN0hk7LFNlz724oqocVQ=; b=lt8GSh42dhDmLaoec6DHaW6bK6D/AdnKx1xR+UDrzcaYOLZQgQhTSx0h+jgUjc211M dwvYRldhke0bl04Ptxzh2ErPrvW6HftqYeWkeZcF8dYL+r2CCpxfPlMkTeyf//v2RHJZ 17fZYKv54fs0TuEgCDzE1WUYd/XJSiy04wBmMvBJb9vbBEOXuU0DOsY2vvL/w9UR0ySg aYlMgApOCDB7RkxYgu6grkh6lLSk3Ah7Bp775vWfiLnEnzrqz1bTvYIAHZu77EnUOZLg RlmSauZu5epfZfxwBeMNBHrWXXsG2cwbqLU8GsmMt8GaRFPHUUujsZ9gYdNAF8wupIFZ IeoA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788268821; x=1788873621; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=TqkMmON3N0nWAQFU0GAIUZAQN0hk7LFNlz724oqocVQ=; b=Y/eVevRHSUeRXbrEWcxQo/2aub6BTaoiBZHb0w6mq5hwf0RVHU/Cq8GfF0GIUjavZ+ RkqUYOq0okp9XMbXVmSzMraEJyt1rMue55FDm9FDzWz6g2ce974oZ2+oVMsgeuoR65Xo UfhB+DXffs0VUp2keAair0MueIXLdRqnoR2k0SMyAmD65QwyXQhf60InKdwmHccini14 ebv7EZA4egnn2bM2YtGmZMLkoeXu+TM7cZaylSGaMnee5kjauyoT/eUJsSGJcGINi56K As+RGSC2BxvwHuJdEPS5XJx4gveVVz7ffvqllmASOZfo4gFKLcC0HGNZaIbszinxTGMb 8++w== X-Forwarded-Encrypted: i=1; AKwUvBxqcks7qWMSvQ1yRfSrL8LTHGCP3PI776e3NgqvmU1kzv37ghIjkA08J9QoATxVMZqAN6jISs/LVeVmrPY=@vger.kernel.org X-Gm-Message-State: AFuF++lhuZlvrPSRof8T9RMo4dRJcQRE1MnRTPd3B4F5G9yjV7UDSOeP U9oqYGNnEYEk6cTzuM7tYP5vsmwR6I/0jfU/Hof76R3uW638sUddIX9N X-Gm-Gg: AR+sD106GC6j+jUcPnjYrFjCLNlzkXzZNuj0NRQnG6bn2X5eCwUe1mjyS3mXAOhgXJm t1DlThAaORuANoWFwW+zSM3iamiklTtmSdhn0hh6vr7ImVitDaLwivWrFe6sV6uAHmy0TMN5EpY laXDBgbo/JKyqCk/fmMgGMGBV9RFwZB/yFGvqizw5WUMT+e3TVF4iFhEG7q5dDYTTdBvHSQb0Zc RLdENe6C6khTAFr5bd+HNNj3c1oDTOCxVs2gnQhKFM6GKY5Cy5XWTqonrelzPGiM5vBereaMxWR gTVsrWxH0aEdwM25dooEHVc2IWtQNRcMq1JoNI1+BawXUVR/uGqm1yibj7mOImpFTsaaxjLW/n2 0+ReHWkvF6q8T+wiqhPLt8UIW3cC0TMF185Su+OUESjn6G5KMCYzF0frIU99+BQJHBuV8jhUak5 OlGHaAWJ5/T8HzWb7LZpB1UfBYbuczVj7DPj51I7MPnh9W0+2V+y6eCiV/XQEzg8Yklgknz8Yii cTK0q7wgxHy+/+d X-Received: by 2002:a17:907:9618:b0:c24:457b:86fc with SMTP id a640c23a62f3a-c25571d3b0dmr2071588666b.21.1788268820741; Tue, 01 Sep 2026 06:20:20 -0700 (PDT) Received: from SMW024614.wbi.nxp.com ([128.77.115.157]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-c25618430fasm580304366b.22.2026.09.01.06.20.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Sep 2026 06:20:20 -0700 (PDT) From: Laurentiu Mihalcea To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sascha Hauer , Frank Li , Fabio Estevam , elena.popa@nxp.com, cosmin.stoica@nxp.com Cc: Pengutronix Kernel Team , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v3 1/2] dt-bindings: arm: fsl: add MR-NAVQ95 board Date: Tue, 1 Sep 2026 06:19:17 -0700 Message-ID: <20260901131918.1189-2-laurentiumihalcea111@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260901131918.1189-1-laurentiumihalcea111@gmail.com> References: <20260901131918.1189-1-laurentiumihalcea111@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Laurentiu Mihalcea Add DT compatible string for the MR-NAVQ95 board. Acked-by: Conor Dooley Signed-off-by: Laurentiu Mihalcea --- Documentation/devicetree/bindings/arm/fsl.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation= /devicetree/bindings/arm/fsl.yaml index 656f2596e1d5..5d9da745b715 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -1535,6 +1535,7 @@ properties: - fsl,imx95-15x15-frdm # i.MX95 15x15 FRDM Board - fsl,imx95-19x19-evk # i.MX95 19x19 EVK Board - fsl,imx95-19x19-frdm-pro # i.MX95 19x19 FRDM PRO Board + - fsl,imx95-navq # MR-NAVQ95 board - toradex,verdin-imx95-19x19-evk # i.MX95 Verdin Evaluation= Kit (EVK) - const: fsl,imx95 =20 --=20 2.53.0 From nobody Sat Sep 26 12:28:31 2026 Received: from mail-ej1-f44.google.com (mail-ej1-f44.google.com [209.85.218.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3845D47AF5F for ; Tue, 1 Sep 2026 13:20:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788268827; cv=none; b=sCnqOqYJxggrIw3RpfzmxBWqGIJs+9Cz9KL0MlTmRvlmb5HcS8YHvWpDGHrXnhBqqhcNBHl2J6bBcGchxkHt2Y+JbLJk7Vjg5YIfMHS1hEBzFwcX+jL+PdTifRlHJFgpe1FEFxyCyshTtRKmUw6lKuwSzhnC8JVucKRizGXFCeA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788268827; c=relaxed/simple; bh=SgkDOc3w77gQO56AslIpO6x2oy6obbpZv09HD2HxEWU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=cTm/yANme9hatqw2klMY3YmJ4O8xKH7vucW8Nzpw/A3LZ/+zRt2d5J8bLcPdHkVeinO/U6RdIKRE90mge6pS6Kl3fuzfQGNJsENEDl/EQFV6Oi5IKECcK4BfxOtEGIHdhs6sfDhT0fQN6jfoliKfvfTtOeaxd+rGZTFGAqbPk1M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=PYY3LBOQ; arc=none smtp.client-ip=209.85.218.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="PYY3LBOQ" Received: by mail-ej1-f44.google.com with SMTP id a640c23a62f3a-c1712a04ddaso774215266b.2 for ; Tue, 01 Sep 2026 06:20:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1788268823; x=1788873623; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=A5fn27S0nDJBvEWuG8edS4YrQ6Xe8d24NuSgbXQwpfU=; b=PYY3LBOQTEUfo+rddI+911e4NxeRSXFDbksbdHooBImHaHqsa61Qrm3vC52T62eM4o VQSlwX57IBmeutVFKmVJmgfFr8cBWD5pYOai+O8REVJHInlivFJvDu4ga+zA48987nv3 o8qx0QrmbeHPqrJiQ1Ho/RL5XNx6FjMgHBnlSK9CJBCzDaYpUyDHpU2f7F8k/GGvMzoc CMKDYxlWY4pYpQ/8tg96mSsTPe81YBiAWN01orypmW0WB1BS5wufUQoZLlKZoKD73E1F +vFyp6dEa1OLZs66G3tJmHnIA0NsjJ/3Uq0L1+CXbEnbXgup1aJ51Rv3ENQzYn3aH3sH B1/Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788268823; x=1788873623; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=A5fn27S0nDJBvEWuG8edS4YrQ6Xe8d24NuSgbXQwpfU=; b=PSsfns2y/Ca84oel4axRsTQw+bCB3ut0F38bcWYPfDC3CKoDYINZ0M2rn/UGjwxUT8 YNOS9j3mGdoS5974PVZxRiJa4sB9phVr3Z+nBqIEiALQ+WrvclBRImtS+FfEoHUWrdKv RUEZOqiEP25ntLeeOKN5xIJLbslZzMd1VfmNDlmEo42D7HN4F3hAfg7zIMPygsNatXTD VrdPwmgVtm+dQEWDFD9FBTt85vHOIcl4BOnYEAwnl1biUW8YJ9dOGkP4/9ljHnNRQ8LP Bzfm5MIAmRvm9cqTAAjWy+vLDSfyHlmEQrxKJVZRNATHLwSXYxnNoPBOeWtD7lZREv0q ZcTg== X-Forwarded-Encrypted: i=1; AHgh+RpfA4ax1d0ezB8fYcsNN+ZN4Otp5sHOEaogXLG8gTVmSUt3ndMeNkWozQZMThbspG5lr9YQx+CQOJh4c7A=@vger.kernel.org X-Gm-Message-State: AFuF++nDPAOkp9NH4JC6t1yYPf+Fld6JLHEsV6U5Bb8YYTLuKnQbRnQl YC4USsq+Oz7pAEv2hyMTrbbdykkEbHlUoFmOU6ToRftjevITQmvxhzWI X-Gm-Gg: AR+sD10GbEpeDQ21Wphyy8MR8mp1QXd40PhW3m1lecQpRvyJ3mfWmY1Pqaqgml0PDaW /uA8q4ENeinLh1JheMLdD2iLKT44pC3tDLIXXg27faKKKzuE1p1CY82cuFr7p6sshO5Z+e7LLpx meJvgA+FedeiuEw3Kvpjs1m1hRtCYsreDl1DlmcvfSqx2jpR8B3HnXT727Bj3wW5SDlzHiMAfZv w5ze0B+a13cesNPKnixNbcGvbRnyHBGrTPEu9LOobROXEYHj55961LqMqocbbqer/kEPCxoEzqX BDnJhGWxTVlNTITFB2UWiXolbxeaKBTN1K9UQzIesrA3UC62T6fAEYau4o6h2Da7Fa2Qwbb7d9o F59G4bpeyjxM4qBlpgWQhj/7c0dEVTgcaOctGgjdJkxewYiROcaskEmPCwp23jWhW8LAyzM6xnO XvvbGKYBiVci3Cr5NyFi55AenihsmqvaPr2blHlVH3e9MUMVxKGDin5EkM8xKrquTrJbxee++SS t+AGIPFIUTQjWY= X-Received: by 2002:a17:907:c78f:b0:c24:e0dc:8b66 with SMTP id a640c23a62f3a-c2556c7d3a5mr2290527266b.6.1788268823241; Tue, 01 Sep 2026 06:20:23 -0700 (PDT) Received: from SMW024614.wbi.nxp.com ([128.77.115.157]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-c25618430fasm580304366b.22.2026.09.01.06.20.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Sep 2026 06:20:22 -0700 (PDT) From: Laurentiu Mihalcea To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sascha Hauer , Frank Li , Fabio Estevam , elena.popa@nxp.com, cosmin.stoica@nxp.com Cc: Pengutronix Kernel Team , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v3 2/2] arm64: dts: freescale: add MR-NAVQ95 basic board support Date: Tue, 1 Sep 2026 06:19:18 -0700 Message-ID: <20260901131918.1189-3-laurentiumihalcea111@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260901131918.1189-1-laurentiumihalcea111@gmail.com> References: <20260901131918.1189-1-laurentiumihalcea111@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Laurentiu Mihalcea Add basic support for NXP's MR-NAVQ95 board. This board is designed for robotics applications (e.g. drones, rovers, humanoids, etc..) and has the following hardware feats (list is not exhaustive): * based on i.MX95 19x19 SoC * 64GB eMMC * up to 16GB of LPDDR5 memory * 1 x USB 2.0 TypeC * 1 x USB 3.0 TypeC * 1 x RJ45 port with RTL8211 PHY The support targets revision B of the board. Signed-off-by: Laurentiu Mihalcea --- arch/arm64/boot/dts/freescale/Makefile | 1 + arch/arm64/boot/dts/freescale/imx95-navq.dts | 222 +++++++++++++++++++ 2 files changed, 223 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx95-navq.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/f= reescale/Makefile index 95ae85ab4adf..4c5ef83cd857 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -712,6 +712,7 @@ dtb-$(CONFIG_ARCH_MXC) +=3D imx95-19x19-evk-sof.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-19x19-frdm-pro.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-aquila-clover.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-aquila-dev.dtb +dtb-$(CONFIG_ARCH_MXC) +=3D imx95-navq.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-toradex-smarc-dev.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-tqma9596la-mba95xxca.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-tqma9596sa-mb-smarc-2.dtb diff --git a/arch/arm64/boot/dts/freescale/imx95-navq.dts b/arch/arm64/boot= /dts/freescale/imx95-navq.dts new file mode 100644 index 000000000000..1366dc2d2bfa --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95-navq.dts @@ -0,0 +1,222 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2026 NXP + */ + +/dts-v1/; + +#include "imx95.dtsi" + +/ { + model =3D "NXP MR-NAVQ95"; + compatible =3D "fsl,imx95-navq", "fsl,imx95"; + + aliases { + ethernet0 =3D &enetc_port0; + mmc0 =3D &usdhc1; + mmc1 =3D &usdhc2; + serial0 =3D &lpuart1; + }; + + chosen { + stdout-path =3D &lpuart1; + }; + + reg_usdhc2_vmmc: regulator-usdhc2 { + compatible =3D "regulator-fixed"; + bootph-pre-ram; + enable-active-high; + gpios =3D <&gpio3 7 GPIO_ACTIVE_HIGH>; + off-on-delay-us =3D <12000>; + pinctrl-0 =3D <&pinctrl_reg_usdhc2_vmmc>; + pinctrl-names =3D "default"; + regulator-max-microvolt =3D <3300000>; + regulator-min-microvolt =3D <3300000>; + regulator-name =3D "VDD_SD2_3V3"; + }; +}; + +&edma1 { + /* owned by M7 */ + status =3D "reserved"; +}; + +&edma2 { + /* channels 30-63 owned by M7 */ + dma-channels =3D <30>; +}; + +&enetc_port0 { + phy-handle =3D <ðphy0>; + phy-mode =3D "rgmii-id"; + pinctrl-0 =3D <&pinctrl_enetc0>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&lpi2c3 { + clock-frequency =3D <400000>; + pinctrl-0 =3D <&pinctrl_lpi2c3>; + pinctrl-names =3D "default"; + + status =3D "okay"; + + i2c3_gpio_expander_21: gpio-expander@21 { + compatible =3D "nxp,pcal6408"; + reg =3D <0x21>; + #gpio-cells =3D <2>; + gpio-controller; + #interrupt-cells =3D <2>; + interrupt-controller; + interrupt-parent =3D <&gpio4>; + interrupts =3D <27 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 =3D <&pinctrl_i2c3_gpio_expander_21>; + pinctrl-names =3D "default"; + }; +}; + +&lpuart1 { + bootph-pre-ram; + pinctrl-0 =3D <&pinctrl_uart1>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&netc_blk_ctrl { + status =3D "okay"; +}; + +&netc_emdio { + pinctrl-0 =3D <&pinctrl_emdio>; + pinctrl-names =3D "default"; + + status =3D "okay"; + + ethphy0: ethernet-phy@1 { + compatible =3D "ethernet-phy-id001c.c916"; + reg =3D <1>; + reset-assert-us =3D <10000>; + reset-deassert-us =3D <80000>; + reset-gpios =3D <&i2c3_gpio_expander_21 1 GPIO_ACTIVE_LOW>; + realtek,clkout-disable; + }; +}; + +&scmi_iomuxc { + pinctrl_emdio: emdiogrp { + fsl,pins =3D , + ; + }; + + pinctrl_enetc0: enetc0grp { + fsl,pins =3D , + , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_i2c3_gpio_expander_21: i2c3gpioexpander21grp { + fsl,pins =3D ; + }; + + pinctrl_lpi2c3: lpi2c3grp { + fsl,pins =3D , + ; + }; + + pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { + bootph-pre-ram; + fsl,pins =3D ; + }; + + pinctrl_uart1: uart1grp { + bootph-pre-ram; + fsl,pins =3D , + ; + }; + + pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp { + bootph-pre-ram; + fsl,pins =3D , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_usdhc1: usdhc1grp { + bootph-pre-ram; + fsl,pins =3D , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + bootph-pre-ram; + fsl,pins =3D ; + }; + + pinctrl_usdhc2: usdhc2grp { + bootph-pre-ram; + fsl,pins =3D , + , + , + , + , + , + ; + }; +}; + +&usdhc1 { + bootph-pre-ram; + bus-width =3D <8>; + no-sd; + no-sdio; + non-removable; + pinctrl-0 =3D <&pinctrl_usdhc1>; + pinctrl-1 =3D <&pinctrl_usdhc1>; + pinctrl-2 =3D <&pinctrl_usdhc1_200mhz>; + pinctrl-3 =3D <&pinctrl_usdhc1>; + pinctrl-names =3D "default", "state_100mhz", "state_200mhz", "sleep"; + + status =3D "okay"; +}; + +&usdhc2 { + bootph-pre-ram; + bus-width =3D <4>; + cd-gpios =3D <&gpio3 0 GPIO_ACTIVE_LOW>; + pinctrl-0 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-3 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-names =3D "default", "state_100mhz", "state_200mhz", "sleep"; + vmmc-supply =3D <®_usdhc2_vmmc>; + + status =3D "okay"; +}; --=20 2.53.0