From nobody Sat Sep 26 20:30:00 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9262C3AEB39 for ; Mon, 31 Aug 2026 03:21:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788146482; cv=none; b=nRdinjarP+tfHdLcTM+YAUdHAEqE0pGBWklamMGRUYPsdO7ps2an9ass15MqIIAwHMT5LCJd8ua43YoNKc556bM0NZx/tyeFoPFFO57LIn99tooxr8XwB7If5hCpZ0SWxGIAUTug3W0JtjmnyCWceQLJ08cvavaRwToEIIyCTW4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788146482; c=relaxed/simple; bh=UlNHe86TgItm1Pzkf2nqc+cCiRLmWYA0DOBpIDV8kEM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=NlFkuDqj4fRCpPJdxic/EZ8vlUwPaPNMs2e+GGBUKXoK4W7oMRpwkMUOlIjBFlSOHPMfx9zt7JYdTMe7uf+Oy6KfwOerkXDDKQvA7D4BEyi6/RASHnpo4GxbF1rRl0D562TRNtLt6YLADd8AaTX1KVqnhhuN8wvSSFIEG46Dlto= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=BQ8+ArJs; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=F9THa3xT; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="BQ8+ArJs"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="F9THa3xT" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67V1cOe41584112 for ; Mon, 31 Aug 2026 03:21:19 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=QuifBx46ppx DdVgn2zY6j1xTnOkl8gGFfoNOWsDvEmA=; b=BQ8+ArJs3cUK22HEGptM6E47aEl nS0CctYxNZSk2D62yY0hYMqDrVEjOhFVQHPp1n7YqrOAdRMN1EWwceceRmB3Uluq Xiz5Zw6IkPbXD/MUQJYoM3+tA0Rj6vM7t954nZ1aIUQ+c4fv8S4V/wgPP3YDcW40 YlxCRz6T6ukofU14CdMaoUsIHE6HNF8KYv+0FiVBzw9jr23wgL98PnUEP11JhwxT ArYdCXoLvrkoRl3jkHf8vwLwTdSPG9QaGVF+7I2iL9hWj6p3ZrP3j+AHFd/eO6jg GjIe33g4oou4s8g+VU7kZGv/6eafcFGwfTIHMGOwBsDzPCoL+b6GJYyo/RQ== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gbqt6m9yp-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 31 Aug 2026 03:21:19 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2cc6dd43737so61188515ad.2 for ; Sun, 30 Aug 2026 20:21:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1788146478; x=1788751278; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=QuifBx46ppxDdVgn2zY6j1xTnOkl8gGFfoNOWsDvEmA=; b=F9THa3xTFYI09/SFgBvXQvEbMBuzYSuYnXGA4Dey4T1gaJJXiXU3+EoW6NYX2a2Xj0 9Uipw748CGw31mg955Ha0F8H6GCmV2mtAZ3DRKJ8/SZ9j/VMn7rkzcHOZDOKAI3dlDNn uEfVQlX9PkhrdoLicHfsh/VQhzfxHgvUp3ZvfSspsCGqpBcmLq066oi1nG8b8UJlztlK MF3GUXDnDRVkelQv+sCNOCFpbgmSlHaLJ0PcmQCm3EJx5M32fZ0mt1m7WNuhIUoHUS5g kvdxegQbqrLJdAH22gPEgg9TzqsxMO8TC65uQnokkyHcjLL6syY2EpaWO0RX8/pAP3uC JOEg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788146478; x=1788751278; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=QuifBx46ppxDdVgn2zY6j1xTnOkl8gGFfoNOWsDvEmA=; b=gumEBQ03tSCJvckthRAY7z4SZRmTL/6nD3DUDZZixIVk96FkeaMzpg8qM4M3uiQ/JC BTa+lChbFODRw6ebmcYYfVmHUGovkdUX5vH/UfcdqJm1wNkenCr4QVY5RiC0BBzm60WZ HMDIfl2fUsL3jQTN3BV6omKVnBVWOv7VOesLd2JjS1/ZAzNI0QM5hKNPIVD1I9uNu1BI vRl7cf404vfo/jy4HM7otz3EwvFosShe0AXvyOmkDgR+bZt0UFRQN69U926K6hjLpLIS p6K1upZ6ShIqm79ShjEMbdstV/UZcfrYXeqKREfE+cpK4xdWcJt2C89Ez/Gp+UVuoPdE u3eg== X-Forwarded-Encrypted: i=1; AKwUvBx/F0DP43yxyb3SzDK+QEtxyeTg+e1FyuMjKy9hgPgTeSfhggNYBXqh4HTY0xmCjAymZeeJEItVAN63qJ0=@vger.kernel.org X-Gm-Message-State: AFuF++muEolFkzpGu/1cknB3lMvicW3Fm+SnTBU9dSv5JC/Pmm9BUe9/ fhQ+olLv5air0nE0RG/AaXxd0ELAlxYplRpwx/wA7zIHLXT0J0AcqBihebmP9+TbEa4o5afm/Zw BedHX7WLbxPcsQ77Jd1kjuCL9WUckpj1eKGlzBwGvQ1EwpahKpksD3A/oGfIWPPPvDI0= X-Gm-Gg: AYBFou1OSLUfFt1VHh1TgoSmRpQSpWbXx/3kAN/1BvZO1BuxPdJ7wtkhIJ+T8EiQJTF 6JOfSAgU88wrUxyCeFJo8ybbQPRaV6sZrP0wnmH7nl/TSRLB9SPE1vpo+AGjq0AlHOlg+9Qg29W 7HuKj3tZ3stlC0JXztWke0PsCNT0feTrNFeOX9Gux3j8qmJ260e4kfcXofBYkikEvaSxk8nBIPa B/xaxn+h5D4HmoIKRoBV9Q4r8St4Cysm2aVRgO7Ph/tUO/HlL78VT39rqYJfcFotYiKwT5jCP7f T9lIWEHlb6M/3OCs+4mSzUYxg+7RI1fA7BjuVuCAUOyt2UyeGbmRZMtr+o3t5bExq5A5QGNFnKE NC8GrMfVLrCNhhOkkIT98qRg62uT5+Gva1hoO3ySvMIgtyF/em66U3RCTH/57 X-Received: by 2002:a17:903:1a85:b0:2d8:de9f:9a44 with SMTP id d9443c01a7336-2d93fa3dbb8mr7137925ad.19.1788146478111; Sun, 30 Aug 2026 20:21:18 -0700 (PDT) X-Received: by 2002:a17:903:1a85:b0:2d8:de9f:9a44 with SMTP id d9443c01a7336-2d93fa3dbb8mr7137135ad.19.1788146477515; Sun, 30 Aug 2026 20:21:17 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3286f95a160sm25599208eec.18.2026.08.30.20.21.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 30 Aug 2026 20:21:17 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Dhruvin Rajpura , Anandu Krishnan E , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo Subject: [PATCH 1/6] arm64: dts: qcom: nord: Add support for ADSP and CDSPs Date: Mon, 31 Aug 2026 11:20:58 +0800 Message-ID: <20260831032103.341633-2-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260831032103.341633-1-shengchao.guo@oss.qualcomm.com> References: <20260831032103.341633-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-ORIG-GUID: b8Iu6YDpz1oCvfYTdZeFMjdHx8etRYW1 X-Proofpoint-GUID: b8Iu6YDpz1oCvfYTdZeFMjdHx8etRYW1 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODMxMDAyNiBTYWx0ZWRfXxnRlk0Iaa4U8 Nm/hu4jTQvUez/FyQx+LdS74Ke2GvJmO3BcG3sU9xaqLi3aNvb8IEsiqpKkElXdAPzQwf6PACMS vs6FKZ4N5luk5aH8SwCsyJ0zWgYgljVw+SMLP6NVTwvhJfeAC1ISnnk0RY0qFaSZt3TDXTN5foz 3r5nSTD38jvrPCkDKOouaOoMxJjgjHGGmCCBSqnixi4gy+pq+X1ldSxM1CSB7lNNnthPMaIzNxq qnviKzpKIzoJodOAOjhb6tof6ASTWCEpq31TKR+TDB00mJvAec775WRh5gAqhstyJEpqiOGJD/W h0dv58BnfrciK5gjRG2SH5bseHb835EKRjUgUC615kHHNGO01or2Ma6QtN57b+dV+g/u0MPAL6O Mnm6VzuQ2tcnr3HOVR5JTZGWG90LT4s5AybRd0naD3B5eofWK+/DIK50F0g7zoJXU7f+lvzcKMl n2GbYoUIdOyuUWPzB7A== X-Authority-Analysis: v=2.4 cv=S8/pBosP c=1 sm=1 tr=0 ts=6a94f32f cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=EUspDBNiAAAA:8 a=AlwbD0bXu83CP_5m_z0A:9 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-Spam-Info: AW1haW4tMjYwODMxMDAyNiBTYWx0ZWRfX/Y/rd6o7H2P2 7VwZb68Y+foQArlxD6SWbErZaWL0fZ+3QBYSGbfx6gtcyKKQkE5dak111EiZLeicGslhkY3s7qH h/TT6iiS1fJEMp5X7yZYVZHi4wMafgA= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-31_01,2026-08-27_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 impostorscore=0 clxscore=1015 priorityscore=1501 suspectscore=0 bulkscore=0 malwarescore=0 spamscore=0 lowpriorityscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608310026 Content-Type: text/plain; charset="utf-8" Add device tree nodes to support ADSP (HPASS DSP) and CDSPs remoteproc on Nord SoC. This includes: - SMEM memory reservation used by the inter-processor communication infrastructure - IPCC mailbox controller for inter-processor signalling - AOSS QMP node for load state power management - SMP2P nodes providing stop control and fault/crash interrupt signals - Remoteproc nodes with a GLINK edge and FastRPC compute contexts for userspace offload The embedded variant specific power domains, XO clock, and interconnect paths are filled in nord-embedded.dtsi. Signed-off-by: Shawn Guo Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/nord-embedded.dtsi | 63 ++ arch/arm64/boot/dts/qcom/nord-ipcc.h | 144 ++++ arch/arm64/boot/dts/qcom/nord.dtsi | 884 ++++++++++++++++++++ 3 files changed, 1091 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/nord-ipcc.h diff --git a/arch/arm64/boot/dts/qcom/nord-embedded.dtsi b/arch/arm64/boot/= dts/qcom/nord-embedded.dtsi index 1a2f61a2c952..a03ee16c9cff 100644 --- a/arch/arm64/boot/dts/qcom/nord-embedded.dtsi +++ b/arch/arm64/boot/dts/qcom/nord-embedded.dtsi @@ -363,6 +363,69 @@ &qupv3_2 { "s-ahb"; }; =20 +&remoteproc_adsp { + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "xo"; + interconnects =3D <&hpass_ag_noc MASTER_HPASS_PROC_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + power-domains =3D <&rpmhpd RPMHPD_CX>, + <&rpmhpd RPMHPD_MX>; + power-domain-names =3D "cx", + "mx"; +}; + +&remoteproc_cdsp0 { + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "xo"; + interconnects =3D <&nsp_data_noc_0 MASTER_NSP0_PROC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + power-domains =3D <&rpmhpd RPMHPD_CX>, + <&rpmhpd RPMHPD_NMXC>, + <&rpmhpd RPMHPD_NSP0>; + power-domain-names =3D "cx", + "mx", + "nsp"; +}; + +&remoteproc_cdsp1 { + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "xo"; + interconnects =3D <&nsp_data_noc_1 MASTER_NSP1_PROC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + power-domains =3D <&rpmhpd RPMHPD_CX>, + <&rpmhpd RPMHPD_NMXC>, + <&rpmhpd RPMHPD_NSP1>; + power-domain-names =3D "cx", + "mx", + "nsp"; +}; + +&remoteproc_cdsp2 { + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "xo"; + interconnects =3D <&nsp_data_noc_2 MASTER_NSP2_PROC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + power-domains =3D <&rpmhpd RPMHPD_CX>, + <&rpmhpd RPMHPD_NMXC>, + <&rpmhpd RPMHPD_NSP2>; + power-domain-names =3D "cx", + "mx", + "nsp"; +}; + +&remoteproc_cdsp3 { + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "xo"; + interconnects =3D <&nsp_data_noc_3 MASTER_NSP3_PROC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + power-domains =3D <&rpmhpd RPMHPD_CX>, + <&rpmhpd RPMHPD_NMXC>, + <&rpmhpd RPMHPD_NSP3>; + power-domain-names =3D "cx", + "mx", + "nsp"; +}; + &spi0 { clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S0_CLK>; clock-names =3D "se"; diff --git a/arch/arm64/boot/dts/qcom/nord-ipcc.h b/arch/arm64/boot/dts/qco= m/nord-ipcc.h new file mode 100644 index 000000000000..8bf9b0875b6d --- /dev/null +++ b/arch/arm64/boot/dts/qcom/nord-ipcc.h @@ -0,0 +1,144 @@ +/* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef __DTS_NORD_IPCC_H +#define __DTS_NORD_IPCC_H + +/* Physical client IDs */ +#define IPCC_MPROC_AOP 0 +#define IPCC_MPROC_TZ 1 +#define IPCC_MPROC_ADSP0 2 +#define IPCC_MPROC_NSP0 3 +#define IPCC_MPROC_NSP1 4 +#define IPCC_MPROC_NSP2 5 +#define IPCC_MPROC_NSP3 6 +#define IPCC_MPROC_APSS_NS0 7 +#define IPCC_MPROC_APSS_NS1 8 +#define IPCC_MPROC_APSS_NS2 9 +#define IPCC_MPROC_APSS_NS3 10 +#define IPCC_MPROC_ADSP1 11 +#define IPCC_MPROC_ADSP2 12 +#define IPCC_MPROC_APSS_NS4 13 +#define IPCC_MPROC_SOCCP 15 +#define IPCC_MPROC_CPUCP 16 +#define IPCC_MPROC_A78CSS 17 +#define IPCC_MPROC_TMESS 18 +#define IPCC_MPROC_SAIL0 19 +#define IPCC_MPROC_SAIL1 20 +#define IPCC_MPROC_SAIL2 21 +#define IPCC_MPROC_SAIL3 22 +#define IPCC_MPROC_SAIL4 23 +#define IPCC_MPROC_SAIL5 24 + +#define IPCC_COMPUTE_L0_ADSP0 0 +#define IPCC_COMPUTE_L0_NSP0 1 +#define IPCC_COMPUTE_L0_NSP1 2 +#define IPCC_COMPUTE_L0_NSP2 3 +#define IPCC_COMPUTE_L0_NSP3 4 +#define IPCC_COMPUTE_L0_APSS_NS0 5 +#define IPCC_COMPUTE_L0_GPU0 6 +#define IPCC_COMPUTE_L0_APSS_NS1 7 +#define IPCC_COMPUTE_L0_APSS_NS2 8 +#define IPCC_COMPUTE_L0_APSS_NS3 9 +#define IPCC_COMPUTE_L0_CVP 10 +#define IPCC_COMPUTE_L0_ICP0 11 +#define IPCC_COMPUTE_L0_ICP1 12 +#define IPCC_COMPUTE_L0_VPU 13 +#define IPCC_COMPUTE_L0_DPU0 14 +#define IPCC_COMPUTE_L0_DPU1 15 +#define IPCC_COMPUTE_L0_ADSP1 16 +#define IPCC_COMPUTE_L0_ADSP2 17 +#define IPCC_COMPUTE_L0_APSS_NS4 18 +#define IPCC_COMPUTE_L0_SOCCP 20 +#define IPCC_COMPUTE_L0_SAIL0 21 +#define IPCC_COMPUTE_L0_SAIL1 22 +#define IPCC_COMPUTE_L0_SAIL2 23 +#define IPCC_COMPUTE_L0_SAIL3 24 +#define IPCC_COMPUTE_L0_SAIL4 25 +#define IPCC_COMPUTE_L0_SAIL5 26 +#define IPCC_COMPUTE_L0_IPA 27 +#define IPCC_COMPUTE_L0_GPU1 28 + +#define IPCC_COMPUTE_L1_ADSP0 0 +#define IPCC_COMPUTE_L1_NSP0 1 +#define IPCC_COMPUTE_L1_NSP1 2 +#define IPCC_COMPUTE_L1_NSP2 3 +#define IPCC_COMPUTE_L1_NSP3 4 +#define IPCC_COMPUTE_L1_APSS_NS0 5 +#define IPCC_COMPUTE_L1_GPU0 6 +#define IPCC_COMPUTE_L1_APSS_NS1 7 +#define IPCC_COMPUTE_L1_APSS_NS2 8 +#define IPCC_COMPUTE_L1_APSS_NS3 9 +#define IPCC_COMPUTE_L1_CVP 10 +#define IPCC_COMPUTE_L1_ICP0 11 +#define IPCC_COMPUTE_L1_ICP1 12 +#define IPCC_COMPUTE_L1_VPU 13 +#define IPCC_COMPUTE_L1_DPU0 14 +#define IPCC_COMPUTE_L1_DPU1 15 +#define IPCC_COMPUTE_L1_ADSP1 16 +#define IPCC_COMPUTE_L1_ADSP2 17 +#define IPCC_COMPUTE_L1_APSS_NS4 18 +#define IPCC_COMPUTE_L1_SOCCP 20 +#define IPCC_COMPUTE_L1_SAIL0 21 +#define IPCC_COMPUTE_L1_SAIL1 22 +#define IPCC_COMPUTE_L1_SAIL2 23 +#define IPCC_COMPUTE_L1_SAIL3 24 +#define IPCC_COMPUTE_L1_SAIL4 25 +#define IPCC_COMPUTE_L1_SAIL5 26 +#define IPCC_COMPUTE_L1_IPA 27 +#define IPCC_COMPUTE_L1_GPU1 28 + +#define IPCC_PERIPH_ADSP0 0 +#define IPCC_PERIPH_NSP0 1 +#define IPCC_PERIPH_NSP1 2 +#define IPCC_PERIPH_NSP2 3 +#define IPCC_PERIPH_NSP3 4 +#define IPCC_PERIPH_APSS_NS0 5 +#define IPCC_PERIPH_PCIE0 6 +#define IPCC_PERIPH_PCIE1 7 +#define IPCC_PERIPH_APSS_NS1 8 +#define IPCC_PERIPH_APSS_NS2 9 +#define IPCC_PERIPH_APSS_NS3 10 +#define IPCC_PERIPH_ADSP1 11 +#define IPCC_PERIPH_ADSP2 12 +#define IPCC_PERIPH_APSS_NS4 13 + +#define IPCC_FENCE_ADSP0 0 +#define IPCC_FENCE_NSP0 1 +#define IPCC_FENCE_NSP1 2 +#define IPCC_FENCE_NSP2 3 +#define IPCC_FENCE_NSP3 4 +#define IPCC_FENCE_APSS_NS0 5 +#define IPCC_FENCE_GPU0 6 +#define IPCC_FENCE_APSS_NS1 7 +#define IPCC_FENCE_APSS_NS2 8 +#define IPCC_FENCE_APSS_NS3 9 +#define IPCC_FENCE_CVP 10 +#define IPCC_FENCE_ICP0 11 +#define IPCC_FENCE_ICP1 12 +#define IPCC_FENCE_CAM_ENG0 13 +#define IPCC_FENCE_CAM_ENG1 14 +#define IPCC_FENCE_CAM_ENG2 15 +#define IPCC_FENCE_CAM_ENG3 16 +#define IPCC_FENCE_CAM_ENG4 17 +#define IPCC_FENCE_CAM_ENG5 18 +#define IPCC_FENCE_CAM_ENG6 19 +#define IPCC_FENCE_CAM_ENG7 20 +#define IPCC_FENCE_CAM_ENG8 21 +#define IPCC_FENCE_CAM_ENG9 22 +#define IPCC_FENCE_CAM_ENG10 23 +#define IPCC_FENCE_CAM_ENG11 24 +#define IPCC_FENCE_CAM_ENG12 25 +#define IPCC_FENCE_VPU 26 +#define IPCC_FENCE_DPU0 27 +#define IPCC_FENCE_DPU1 28 +#define IPCC_FENCE_ADSP1 29 +#define IPCC_FENCE_ADSP2 30 +#define IPCC_FENCE_APSS_NS4 31 +#define IPCC_FENCE_SOCCP 33 +#define IPCC_FENCE_IPA 34 +#define IPCC_FENCE_GPU1 35 + +#endif diff --git a/arch/arm64/boot/dts/qcom/nord.dtsi b/arch/arm64/boot/dts/qcom/= nord.dtsi index e0496fd40c30..03703324f487 100644 --- a/arch/arm64/boot/dts/qcom/nord.dtsi +++ b/arch/arm64/boot/dts/qcom/nord.dtsi @@ -4,6 +4,9 @@ */ =20 #include +#include + +#include "nord-ipcc.h" =20 / { interrupt-parent =3D <&intc>; @@ -685,6 +688,13 @@ qdss_apps_mem: qdss-apps-region@87b00000 { no-map; }; =20 + smem_mem: smem@89b00000 { + compatible =3D "qcom,smem"; + reg =3D <0x0 0x89b00000 0x0 0x400000>; + no-map; + hwlocks =3D <&tcsr_mutex 3>; + }; + global_sync_mem: global-sync-region@89f00000 { reg =3D <0x0 0x89f00000 0x0 0x400000>; no-map; @@ -902,6 +912,117 @@ dump_mem: mem-dump-region { }; }; =20 + smp2p-adsp { + compatible =3D "qcom,smp2p"; + interrupts-extended =3D <&ipcc0 IPCC_MPROC_ADSP0 + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_ADSP0 + IPCC_MPROC_SIGNAL_SMP2P>; + qcom,smem =3D <443>, <429>; + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <2>; + + smp2p_adsp_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + smp2p_adsp_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + smp2p-cdsp0 { + compatible =3D "qcom,smp2p"; + interrupts-extended =3D <&ipcc0 IPCC_MPROC_NSP0 + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_NSP0 IPCC_MPROC_SIGNAL_SMP2P>; + qcom,smem =3D <94>, <432>; + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <5>; + + smp2p_cdsp0_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + smp2p_cdsp0_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + smp2p-cdsp1 { + compatible =3D "qcom,smp2p"; + interrupts-extended =3D <&ipcc0 IPCC_MPROC_NSP1 + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_NSP1 IPCC_MPROC_SIGNAL_SMP2P>; + qcom,smem =3D <617>, <616>; + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <69>; + + smp2p_cdsp1_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + smp2p_cdsp1_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + smp2p-cdsp2 { + compatible =3D "qcom,smp2p"; + interrupts-extended =3D <&ipcc0 IPCC_MPROC_NSP2 + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_NSP2 IPCC_MPROC_SIGNAL_SMP2P>; + qcom,smem =3D <617>, <616>; + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <133>; + + smp2p_cdsp2_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + smp2p_cdsp2_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + smp2p-cdsp3 { + compatible =3D "qcom,smp2p"; + interrupts-extended =3D <&ipcc0 IPCC_MPROC_NSP3 + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_NSP3 IPCC_MPROC_SIGNAL_SMP2P>; + qcom,smem =3D <617>, <616>; + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <197>; + + smp2p_cdsp3_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + smp2p_cdsp3_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + soc: soc@0 { compatible =3D "simple-bus"; #address-cells =3D <2>; @@ -1518,6 +1639,103 @@ tcsr: syscon@1f60000 { reg =3D <0x0 0x01f60000 0x0 0xa0000>; }; =20 + remoteproc_adsp: remoteproc@4c00000 { + compatible =3D "qcom,nord-adsp-pas"; + reg =3D <0x0 0x04c00000 0x0 0x10000>; + + interrupts-extended =3D <&intc GIC_SPI 159 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 3 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + memory-region =3D <&hpass_dsp0_mem>, + <&hpass_dsp0_dtb_mem>; + + qcom,qmp =3D <&aoss_qmp>; + + qcom,smem-states =3D <&smp2p_adsp_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts-extended =3D <&ipcc0 IPCC_MPROC_ADSP0 + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_ADSP0 + IPCC_MPROC_SIGNAL_GLINK_QMP>; + qcom,remote-pid =3D <2>; + label =3D "adsp"; + + fastrpc { + compatible =3D "qcom,nord-fastrpc", + "qcom,kaanapali-fastrpc"; + qcom,glink-channels =3D "fastrpcglink-apps-dsp"; + label =3D "adsp"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + compute-cb@3 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <3>; + iommus =3D <&apps_smmu_0 0x09e3 0x0000>, + <&apps_smmu_0 0x0a43 0x0020>, + <&apps_smmu_0 0x0a63 0x0020>, + <&apps_smmu_0 0x0a83 0x0000>; + dma-coherent; + }; + + compute-cb@4 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <4>; + iommus =3D <&apps_smmu_0 0x09e4 0x0000>, + <&apps_smmu_0 0x0a44 0x0020>, + <&apps_smmu_0 0x0a64 0x0020>, + <&apps_smmu_0 0x0a84 0x0000>; + dma-coherent; + }; + + compute-cb@5 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <5>; + iommus =3D <&apps_smmu_0 0x09e5 0x0000>, + <&apps_smmu_0 0x0a45 0x0020>, + <&apps_smmu_0 0x0a65 0x0020>, + <&apps_smmu_0 0x0a85 0x0000>; + dma-coherent; + }; + + compute-cb@6 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <6>; + iommus =3D <&apps_smmu_0 0x09e6 0x0000>, + <&apps_smmu_0 0x0a46 0x0020>, + <&apps_smmu_0 0x0a66 0x0020>, + <&apps_smmu_0 0x0a86 0x0000>; + dma-coherent; + }; + }; + }; + }; + + ipcc0: mailbox@9007000 { + compatible =3D "qcom,nord-ipcc", + "qcom,ipcc"; + reg =3D <0x0 0x09007000 0x0 0x1000>; + interrupts =3D ; + interrupt-controller; + #interrupt-cells =3D <3>; + #mbox-cells =3D <2>; + }; + pdc: interrupt-controller@b220000 { compatible =3D "qcom,nord-pdc", "qcom,pdc"; @@ -1637,6 +1855,16 @@ tsens7: thermal-sensor@c233000 { #thermal-sensor-cells =3D <1>; }; =20 + aoss_qmp: power-management@c300000 { + compatible =3D "qcom,nord-aoss-qmp", "qcom,aoss-qmp"; + reg =3D <0x0 0x0c300000 0x0 0x400>; + interrupts-extended =3D <&ipcc0 IPCC_MPROC_AOP + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_AOP IPCC_MPROC_SIGNAL_GLINK_QMP>; + #clock-cells =3D <0>; + }; + tlmm: pinctrl@f100000 { compatible =3D "qcom,nord-tlmm"; reg =3D <0x0 0x0f100000 0x0 0xc0000>; @@ -2071,6 +2299,662 @@ watchdog@17826000 { clocks =3D <&sleep_clk>; interrupts =3D ; }; + + remoteproc_cdsp0: remoteproc@1f300000 { + compatible =3D "qcom,nord-cdsp0-pas"; + reg =3D <0x0 0x1f300000 0x0 0x10000>; + + interrupts-extended =3D <&intc GIC_SPI 499 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp0_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp0_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp0_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp0_in 3 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp0_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + memory-region =3D <&cdsp0_mem>, + <&q6_cdsp0_dtb_mem>; + + qcom,qmp =3D <&aoss_qmp>; + + qcom,smem-states =3D <&smp2p_cdsp0_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts-extended =3D <&ipcc0 IPCC_MPROC_NSP0 + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_NSP0 + IPCC_MPROC_SIGNAL_GLINK_QMP>; + qcom,remote-pid =3D <5>; + label =3D "cdsp"; + + fastrpc { + compatible =3D "qcom,nord-fastrpc", + "qcom,kaanapali-fastrpc"; + qcom,glink-channels =3D "fastrpcglink-apps-dsp"; + label =3D "cdsp"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + compute-cb@1 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <1>; + iommus =3D <&apps_smmu_2 0x0301 0x0040>, + <&apps_smmu_2 0x0341 0x0040>, + <&apps_smmu_2 0x0361 0x0000>; + dma-coherent; + }; + + compute-cb@2 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <2>; + iommus =3D <&apps_smmu_2 0x0302 0x0040>, + <&apps_smmu_2 0x0342 0x0040>, + <&apps_smmu_2 0x0362 0x0000>; + dma-coherent; + }; + + compute-cb@3 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <3>; + iommus =3D <&apps_smmu_2 0x0303 0x0040>, + <&apps_smmu_2 0x0343 0x0040>, + <&apps_smmu_2 0x0363 0x0000>; + dma-coherent; + }; + + compute-cb@4 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <4>; + iommus =3D <&apps_smmu_2 0x0304 0x0040>, + <&apps_smmu_2 0x0344 0x0040>, + <&apps_smmu_2 0x0364 0x0000>; + dma-coherent; + }; + + compute-cb@5 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <5>; + iommus =3D <&apps_smmu_2 0x0305 0x0000>, + <&apps_smmu_2 0x0345 0x0020>, + <&apps_smmu_2 0x0365 0x0020>; + dma-coherent; + }; + + compute-cb@6 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <6>; + iommus =3D <&apps_smmu_2 0x0306 0x0040>, + <&apps_smmu_2 0x0346 0x0040>, + <&apps_smmu_2 0x0366 0x0000>; + dma-coherent; + }; + + compute-cb@7 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <7>; + iommus =3D <&apps_smmu_2 0x0307 0x0040>, + <&apps_smmu_2 0x0347 0x0040>, + <&apps_smmu_2 0x0367 0x0000>; + dma-coherent; + }; + + compute-cb@8 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <8>; + iommus =3D <&apps_smmu_2 0x0308 0x0040>, + <&apps_smmu_2 0x0348 0x0040>, + <&apps_smmu_2 0x0368 0x0000>; + dma-coherent; + }; + + compute-cb@9 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <9>; + iommus =3D <&apps_smmu_2 0x0309 0x0040>, + <&apps_smmu_2 0x0349 0x0040>, + <&apps_smmu_2 0x0369 0x0000>; + dma-coherent; + }; + + compute-cb@10 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <10>; + iommus =3D <&apps_smmu_2 0x030a 0x0040>, + <&apps_smmu_2 0x034a 0x0040>, + <&apps_smmu_2 0x036a 0x0000>; + dma-coherent; + }; + + compute-cb@11 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <11>; + iommus =3D <&apps_smmu_2 0x030b 0x0040>, + <&apps_smmu_2 0x034b 0x0040>, + <&apps_smmu_2 0x036b 0x0000>; + dma-coherent; + }; + + compute-cb@12 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <12>; + iommus =3D <&apps_smmu_2 0x030c 0x0040>, + <&apps_smmu_2 0x034c 0x0040>, + <&apps_smmu_2 0x036c 0x0000>; + dma-coherent; + }; + + compute-cb@13 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <13>; + iommus =3D <&apps_smmu_2 0x030d 0x0000>, + <&apps_smmu_2 0x034d 0x0020>, + <&apps_smmu_2 0x036d 0x0020>; + dma-coherent; + }; + }; + }; + }; + + remoteproc_cdsp1: remoteproc@1f700000 { + compatible =3D "qcom,nord-cdsp1-pas"; + reg =3D <0x0 0x1f700000 0x0 0x10000>; + + interrupts-extended =3D <&intc GIC_SPI 500 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp1_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp1_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp1_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp1_in 3 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp1_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + memory-region =3D <&cdsp1_mem>, + <&q6_cdsp1_dtb_mem>; + + qcom,qmp =3D <&aoss_qmp>; + + qcom,smem-states =3D <&smp2p_cdsp1_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts-extended =3D <&ipcc0 IPCC_MPROC_NSP1 + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_NSP1 + IPCC_MPROC_SIGNAL_GLINK_QMP>; + qcom,remote-pid =3D <69>; + label =3D "cdsp"; + + fastrpc { + compatible =3D "qcom,nord-fastrpc", + "qcom,kaanapali-fastrpc"; + qcom,glink-channels =3D "fastrpcglink-apps-dsp"; + label =3D "cdsp1"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + compute-cb@1 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <1>; + iommus =3D <&apps_smmu_2 0x0701 0x0040>, + <&apps_smmu_2 0x0741 0x0040>, + <&apps_smmu_2 0x0761 0x0000>; + dma-coherent; + }; + + compute-cb@2 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <2>; + iommus =3D <&apps_smmu_2 0x0702 0x0040>, + <&apps_smmu_2 0x0742 0x0040>, + <&apps_smmu_2 0x0762 0x0000>; + dma-coherent; + }; + + compute-cb@3 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <3>; + iommus =3D <&apps_smmu_2 0x0703 0x0040>, + <&apps_smmu_2 0x0743 0x0040>, + <&apps_smmu_2 0x0763 0x0000>; + dma-coherent; + }; + + compute-cb@4 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <4>; + iommus =3D <&apps_smmu_2 0x0704 0x0040>, + <&apps_smmu_2 0x0744 0x0040>, + <&apps_smmu_2 0x0764 0x0000>; + dma-coherent; + }; + + compute-cb@5 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <5>; + iommus =3D <&apps_smmu_2 0x0705 0x0000>, + <&apps_smmu_2 0x0745 0x0020>, + <&apps_smmu_2 0x0765 0x0020>; + dma-coherent; + }; + + compute-cb@6 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <6>; + iommus =3D <&apps_smmu_2 0x0706 0x0040>, + <&apps_smmu_2 0x0746 0x0040>, + <&apps_smmu_2 0x0766 0x0000>; + dma-coherent; + }; + + compute-cb@7 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <7>; + iommus =3D <&apps_smmu_2 0x0707 0x0040>, + <&apps_smmu_2 0x0747 0x0040>, + <&apps_smmu_2 0x0767 0x0000>; + dma-coherent; + }; + + compute-cb@8 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <8>; + iommus =3D <&apps_smmu_2 0x0708 0x0040>, + <&apps_smmu_2 0x0748 0x0040>, + <&apps_smmu_2 0x0768 0x0000>; + dma-coherent; + }; + + compute-cb@9 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <9>; + iommus =3D <&apps_smmu_2 0x0709 0x0040>, + <&apps_smmu_2 0x0749 0x0040>, + <&apps_smmu_2 0x0769 0x0000>; + dma-coherent; + }; + + compute-cb@10 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <10>; + iommus =3D <&apps_smmu_2 0x070a 0x0040>, + <&apps_smmu_2 0x074a 0x0040>, + <&apps_smmu_2 0x076a 0x0000>; + dma-coherent; + }; + + compute-cb@11 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <11>; + iommus =3D <&apps_smmu_2 0x070b 0x0040>, + <&apps_smmu_2 0x074b 0x0040>, + <&apps_smmu_2 0x076b 0x0000>; + dma-coherent; + }; + + compute-cb@12 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <12>; + iommus =3D <&apps_smmu_2 0x070c 0x0040>, + <&apps_smmu_2 0x074c 0x0040>, + <&apps_smmu_2 0x076c 0x0000>; + dma-coherent; + }; + + compute-cb@13 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <13>; + iommus =3D <&apps_smmu_2 0x070d 0x0000>, + <&apps_smmu_2 0x074d 0x0020>, + <&apps_smmu_2 0x076d 0x0020>; + dma-coherent; + }; + }; + }; + }; + + remoteproc_cdsp2: remoteproc@1fb00000 { + compatible =3D "qcom,nord-cdsp2-pas"; + reg =3D <0x0 0x1fb00000 0x0 0x10000>; + + interrupts-extended =3D <&intc GIC_SPI 501 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp2_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp2_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp2_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp2_in 3 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp2_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + memory-region =3D <&cdsp2_mem>, + <&q6_cdsp2_dtb_mem>; + + qcom,qmp =3D <&aoss_qmp>; + + qcom,smem-states =3D <&smp2p_cdsp2_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts-extended =3D <&ipcc0 IPCC_MPROC_NSP2 + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_NSP2 + IPCC_MPROC_SIGNAL_GLINK_QMP>; + qcom,remote-pid =3D <133>; + label =3D "cdsp"; + + fastrpc { + compatible =3D "qcom,nord-fastrpc", + "qcom,kaanapali-fastrpc"; + qcom,glink-channels =3D "fastrpcglink-apps-dsp"; + label =3D "cdsp2"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + compute-cb@1 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <1>; + iommus =3D <&apps_smmu_2 0x0b01 0x0040>, + <&apps_smmu_2 0x0b41 0x0040>, + <&apps_smmu_2 0x0b61 0x0000>; + dma-coherent; + }; + + compute-cb@2 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <2>; + iommus =3D <&apps_smmu_2 0x0b02 0x0040>, + <&apps_smmu_2 0x0b42 0x0040>, + <&apps_smmu_2 0x0b62 0x0000>; + dma-coherent; + }; + + compute-cb@3 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <3>; + iommus =3D <&apps_smmu_2 0x0b03 0x0040>, + <&apps_smmu_2 0x0b43 0x0040>, + <&apps_smmu_2 0x0b63 0x0000>; + dma-coherent; + }; + + compute-cb@4 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <4>; + iommus =3D <&apps_smmu_2 0x0b04 0x0040>, + <&apps_smmu_2 0x0b44 0x0040>, + <&apps_smmu_2 0x0b64 0x0000>; + dma-coherent; + }; + + compute-cb@5 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <5>; + iommus =3D <&apps_smmu_2 0x0b05 0x0000>, + <&apps_smmu_2 0x0b45 0x0020>, + <&apps_smmu_2 0x0b65 0x0020>; + dma-coherent; + }; + + compute-cb@6 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <6>; + iommus =3D <&apps_smmu_2 0x0b06 0x0040>, + <&apps_smmu_2 0x0b46 0x0040>, + <&apps_smmu_2 0x0b66 0x0000>; + dma-coherent; + }; + + compute-cb@7 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <7>; + iommus =3D <&apps_smmu_2 0x0b07 0x0040>, + <&apps_smmu_2 0x0b47 0x0040>, + <&apps_smmu_2 0x0b67 0x0000>; + dma-coherent; + }; + + compute-cb@8 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <8>; + iommus =3D <&apps_smmu_2 0x0b08 0x0040>, + <&apps_smmu_2 0x0b48 0x0040>, + <&apps_smmu_2 0x0b68 0x0000>; + dma-coherent; + }; + + compute-cb@9 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <9>; + iommus =3D <&apps_smmu_2 0x0b09 0x0040>, + <&apps_smmu_2 0x0b49 0x0040>, + <&apps_smmu_2 0x0b69 0x0000>; + dma-coherent; + }; + + compute-cb@10 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <10>; + iommus =3D <&apps_smmu_2 0x0b0a 0x0040>, + <&apps_smmu_2 0x0b4a 0x0040>, + <&apps_smmu_2 0x0b6a 0x0000>; + dma-coherent; + }; + + compute-cb@11 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <11>; + iommus =3D <&apps_smmu_2 0x0b0b 0x0040>, + <&apps_smmu_2 0x0b4b 0x0040>, + <&apps_smmu_2 0x0b6b 0x0000>; + dma-coherent; + }; + + compute-cb@12 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <12>; + iommus =3D <&apps_smmu_2 0x0b0c 0x0040>, + <&apps_smmu_2 0x0b4c 0x0040>, + <&apps_smmu_2 0x0b6c 0x0000>; + dma-coherent; + }; + + compute-cb@13 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <13>; + iommus =3D <&apps_smmu_2 0x0b0d 0x0000>, + <&apps_smmu_2 0x0b4d 0x0020>, + <&apps_smmu_2 0x0b6d 0x0020>; + dma-coherent; + }; + }; + }; + }; + + remoteproc_cdsp3: remoteproc@1ff00000 { + compatible =3D "qcom,nord-cdsp3-pas"; + reg =3D <0x0 0x1ff00000 0x0 0x10000>; + + interrupts-extended =3D <&intc GIC_SPI 505 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp3_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp3_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp3_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp3_in 3 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp3_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + memory-region =3D <&cdsp3_mem>, + <&q6_cdsp3_dtb_mem>; + + qcom,qmp =3D <&aoss_qmp>; + + qcom,smem-states =3D <&smp2p_cdsp3_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts-extended =3D <&ipcc0 IPCC_MPROC_NSP3 + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc0 IPCC_MPROC_NSP3 + IPCC_MPROC_SIGNAL_GLINK_QMP>; + qcom,remote-pid =3D <197>; + label =3D "cdsp"; + + fastrpc { + compatible =3D "qcom,nord-fastrpc", + "qcom,kaanapali-fastrpc"; + qcom,glink-channels =3D "fastrpcglink-apps-dsp"; + label =3D "cdsp3"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + compute-cb@1 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <1>; + iommus =3D <&apps_smmu_2 0x0f01 0x0040>, + <&apps_smmu_2 0x0f41 0x0040>, + <&apps_smmu_2 0x0f61 0x0000>; + dma-coherent; + }; + + compute-cb@2 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <2>; + iommus =3D <&apps_smmu_2 0x0f02 0x0040>, + <&apps_smmu_2 0x0f42 0x0040>, + <&apps_smmu_2 0x0f62 0x0000>; + dma-coherent; + }; + + compute-cb@3 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <3>; + iommus =3D <&apps_smmu_2 0x0f03 0x0040>, + <&apps_smmu_2 0x0f43 0x0040>, + <&apps_smmu_2 0x0f63 0x0000>; + dma-coherent; + }; + + compute-cb@4 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <4>; + iommus =3D <&apps_smmu_2 0x0f04 0x0040>, + <&apps_smmu_2 0x0f44 0x0040>, + <&apps_smmu_2 0x0f64 0x0000>; + dma-coherent; + }; + + compute-cb@5 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <5>; + iommus =3D <&apps_smmu_2 0x0f05 0x0000>, + <&apps_smmu_2 0x0f45 0x0020>, + <&apps_smmu_2 0x0f65 0x0020>; + dma-coherent; + }; + + compute-cb@6 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <6>; + iommus =3D <&apps_smmu_2 0x0f06 0x0040>, + <&apps_smmu_2 0x0f46 0x0040>, + <&apps_smmu_2 0x0f66 0x0000>; + dma-coherent; + }; + + compute-cb@7 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <7>; + iommus =3D <&apps_smmu_2 0x0f07 0x0040>, + <&apps_smmu_2 0x0f47 0x0040>, + <&apps_smmu_2 0x0f67 0x0000>; + dma-coherent; + }; + + compute-cb@8 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <8>; + iommus =3D <&apps_smmu_2 0x0f08 0x0040>, + <&apps_smmu_2 0x0f48 0x0040>, + <&apps_smmu_2 0x0f68 0x0000>; + dma-coherent; + }; + + compute-cb@9 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <9>; + iommus =3D <&apps_smmu_2 0x0f09 0x0040>, + <&apps_smmu_2 0x0f49 0x0040>, + <&apps_smmu_2 0x0f69 0x0000>; + dma-coherent; + }; + + compute-cb@10 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <10>; + iommus =3D <&apps_smmu_2 0x0f0a 0x0040>, + <&apps_smmu_2 0x0f4a 0x0040>, + <&apps_smmu_2 0x0f6a 0x0000>; + dma-coherent; + }; + + compute-cb@11 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <11>; + iommus =3D <&apps_smmu_2 0x0f0b 0x0040>, + <&apps_smmu_2 0x0f4b 0x0040>, + <&apps_smmu_2 0x0f6b 0x0000>; + dma-coherent; + }; + + compute-cb@12 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <12>; + iommus =3D <&apps_smmu_2 0x0f0c 0x0040>, + <&apps_smmu_2 0x0f4c 0x0040>, + <&apps_smmu_2 0x0f6c 0x0000>; + dma-coherent; + }; + + compute-cb@13 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <13>; + iommus =3D <&apps_smmu_2 0x0f0d 0x0000>, + <&apps_smmu_2 0x0f4d 0x0020>, + <&apps_smmu_2 0x0f6d 0x0020>; + dma-coherent; + }; + }; + }; + }; }; =20 arch_timer: timer { --=20 2.43.0 From nobody Sat Sep 26 20:30:00 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 10FF83AEB32 for ; Mon, 31 Aug 2026 03:21:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788146484; cv=none; b=H6e7pxe87rtO+PPpYupbPVvNnv+kzNQZxHjMtl8N1lJM7EFG1j2PBhKJeN3UScuc7qzXhOuKgpnXrnRW0/Z+YvJhy8I7B5Pk9GlPUT2osXcBLE3S4wKOjszS27jpbddubUFoisHBJZc8gFqk6xef8LR3sc5YAcKlom6rQr6/EDE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788146484; c=relaxed/simple; bh=vFEvPO/XE+XouaYcVLQvOSzpzZZ4PJnz0oNxaLBLves=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=POFHb6P1XJR/9QG9uJMq37Kmd7dq3Kv8/DTUAZVofxY22Lf4MWHhPBhp7HzZ01g0qaQwt7X7BArFIJjuKoN9J5QzS6gFsRgG9oAEc1UtKHXlYH3/6P+MGgLi9KZ+04B3HWFisnDqZsLuiza6+dnCjqH0l/stmiDphRh2lTb1T/o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=bz8HFuKg; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Tu93wAa3; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="bz8HFuKg"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Tu93wAa3" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67V1bPJq1496291 for ; Mon, 31 Aug 2026 03:21:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=skvBLVXtv37 xFG6/3642pFujhn/nXtf6ljPmdlTf+Jo=; b=bz8HFuKg3kY8H92sccfToswqmzD 3X28cy1e6orWLibEztVG03wwJhiZgH4JW8FrVgU1cc8rusN0ksGkT1+WJa///H8o wIR8kV58+ES1tZjZXcyTSxOlBx41M5vMha35RQglidZ5XNw8r5l/lRLjtv9qKwN6 H4e50RN8TpquiHlZvNDMvl1Fk4k2ZWuQTPDHTU3smQdZGXFt+PIxBOFKxLHMIHg7 UFzKuywF/KJWfeRCLiMOHc2C5VgGATprhFbN33NMKnEfwyLLvkDK6OwVLypeQQWR x+TRCRe89X1A3Tcq6WXY6DJ/QdKqqctrj/uvbEv2hebZHAqp2ZpXz2T/bLQ== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gbrq846c3-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 31 Aug 2026 03:21:22 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2d52734fc41so64280855ad.1 for ; Sun, 30 Aug 2026 20:21:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1788146482; x=1788751282; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=skvBLVXtv37xFG6/3642pFujhn/nXtf6ljPmdlTf+Jo=; b=Tu93wAa3161wtNoDK8ulK4X0gPJa6L2ephcuvk2oeH8EIsmHRYMiIShYnFgLUSSkxU /7lXTDNbShuryY6ieaBGNQy0rHmzydEgYtpRH3bBVm59oRV1ysVDn7lBuhVYg8/LaNfR vm9K4yH1l+wV0z6Jb2cGajWXG1zjyauHEkMjjTrAsf0ECcxsaMWGuKZ0yhSAo1PtoOOm +vf6EjsuITInznC5y94pNJ8CFUflGII7QBg0kJmOlAUGgT/omOKvKg6Vg61pmHp4kr+k 3a/mJIS+f7m+vt+frS29l2Fr4jbga8WTQkXLZzHUbx+QhdYuDxbwKplXEB/227lPttFY AHgQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788146482; x=1788751282; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=skvBLVXtv37xFG6/3642pFujhn/nXtf6ljPmdlTf+Jo=; b=Y34PGfxYiHRwod3Hsn65XjK0C23yNm2Z434n8oM+I5iCJxdaeqNelX2fE0l8G80+d1 81TkkUft6VDjR76aXb9/9ZCWFSzHcHpmGfx8RD/asx5MhABvzg+TQ560VzBcQe/cL8gV z6b3/1JNHdK3lYp4tmxUEee2pHUAS2mFVQJcmUVJ12vSPC6THIgX6ZINput+Y0gSksJv ZP00wSneWdGd7vSsS4CuvpOrZJA9OkJz1rVL6bH6L51A37ATPpf22YLwLBu1OoKUzx+X GNPRABxoAXYx3HhmB+Evv6pU8lXHiABBkrcC9rMk/57Ml/e7Te3uFxCXumkqMAHgowaS I1+w== X-Forwarded-Encrypted: i=1; AKwUvBwdSkkXiNEdsr64M08UMFTO+//xbHFqiVkGNiteNNc4Ir/t8+gBSmPfyj0RgpK++VBs/w9Wr819OUybyTs=@vger.kernel.org X-Gm-Message-State: AFuF++lWGD5APDUwNWo8njpVDX72mLhjFs3plDXuvqlqsOup7b4aTCyG T425qcEnGNcN9LISGgD7n1qU+qZxhqd9wPnUUe1eI6jeKPNPNEFfmwPSTnPwXqIKzjprcNUaLPu JVmuz7Ec1r94kCSyCEJwf+IbzpmJRBpNoXhFaDuRl04+CMmKCLxOOSWlIyfvZ6qzGcco= X-Gm-Gg: AYBFou0t+VnSjb0lgIJGWwC7mDYjKYe2yJpLf+Xh5lYVRrNL/oPE5sHPZCTHL5eSe+A yKhbYDQ4DMgQtNK6VyoiMtmy/kosNTHGe4cXB8872CtZbcpURgC+31iTvAUDwAaFbkFvLK/SazR 7N1ISq+xJvB3HsuHDRZ+WLwHxz1QR7pGM3t0Ib47sAQc/5ID3t0wDrqZwWupclqmH+HCODSIo1i 5mBjjimjDGxldXTNn8b8w6JWaYi3rHuuI6JkqTt8D3ZJAKne6QjLyOtZhzclxzfzB0J62/f611v W7AV8lWwF44qeUee/l3G1OugLSydQV8efU0H/ay8gbvHUB5Fh55a2qUzjqMYj7msHGUi8yxmhMN u5lIkjCf4ERSLuJbB13ojcW2d2nLFHOsvtr+0Ipwu5vRJQ7XefA8c9pTtWrS+ X-Received: by 2002:a17:903:4511:b0:2d6:ede8:51c5 with SMTP id d9443c01a7336-2d74dc83cd5mr299096075ad.6.1788146481724; Sun, 30 Aug 2026 20:21:21 -0700 (PDT) X-Received: by 2002:a17:903:4511:b0:2d6:ede8:51c5 with SMTP id d9443c01a7336-2d74dc83cd5mr299095765ad.6.1788146481348; Sun, 30 Aug 2026 20:21:21 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3286f95a160sm25599208eec.18.2026.08.30.20.21.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 30 Aug 2026 20:21:20 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Dhruvin Rajpura , Anandu Krishnan E , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo Subject: [PATCH 2/6] arm64: dts: qcom: nord-rrd: Enable ADSP and CDSPs Date: Mon, 31 Aug 2026 11:20:59 +0800 Message-ID: <20260831032103.341633-3-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260831032103.341633-1-shengchao.guo@oss.qualcomm.com> References: <20260831032103.341633-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: mP69-X3OVSVGgtN2KIsmpxjjB3Xk9vcG X-Proofpoint-Spam-Info: AW1haW4tMjYwODMxMDAyNiBTYWx0ZWRfX9UcLQGGgY3TM g4hvA2q87mE02+vDva+Iv0h8QHUliKFh/xuR560CG54BpFblRaEoQoduL4JornELYw3bNC2mySj bwPhX1B9KYVVQy/1X+XP9m7arxvDEKM= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODMxMDAyNiBTYWx0ZWRfX85G+ytq9oU+v BNn8t/HTqmMVMVLXB6XIZOyeqDlarpzkYCF4N4UKWd5ZTHIyV1rg4xEOtIBTII1jzJQ1bP4j0sZ PFOR84Ak3hIe8ciNL4gDef6Qk4qN92W780Ka5mhh95vy/ags6WIugipjSQZhaawWk8ur14cxmQQ q4A+GUnZs2tzU0fEWOQ/Vk9qdeIVd0WZBGPqq1ZOzPNBt+YJWXMCXug/txDOyDprq7tsw+bLNJL GGcWIToS9HZEbn2tms1RtZpsvhDuYc7rU+gPFza1qwzVibA6hgde14EeVAwt85qZ+tO5fCExgVt AHxVAoaMSe02cUO8e/TvBEyMVwRmgtlb07155Jw7zSzWKbTsuogZBajCU0pyU7UW8UtyO4LNnEO CvZ6BDGtX1WAslqPfrzOqqnX64k8GbtuP6jgzasnI4BoJPcIouqcPeRWWGoLt6Lr0LdzGKrxv/a uRdvYVQk1GvAgdmoBPg== X-Authority-Analysis: v=2.4 cv=ZOPnX37b c=1 sm=1 tr=0 ts=6a94f332 cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8 a=JJ9q3QTBaA1S-rdQf8wA:9 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-ORIG-GUID: mP69-X3OVSVGgtN2KIsmpxjjB3Xk9vcG X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-31_01,2026-08-27_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 spamscore=0 malwarescore=0 lowpriorityscore=0 priorityscore=1501 adultscore=0 bulkscore=0 impostorscore=0 phishscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608310026 Content-Type: text/plain; charset="utf-8" Enable ADSP (HPASS DSP) and CDSPs remoteproc on the Nord RRD board. Signed-off-by: Shawn Guo Reviewed-by: Abel Vesa --- arch/arm64/boot/dts/qcom/nord-rrd.dts | 35 +++++++++++++++++++++++++++ 1 file changed, 35 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/nord-rrd.dts b/arch/arm64/boot/dts/qc= om/nord-rrd.dts index a2a19f2304fa..c25113676008 100644 --- a/arch/arm64/boot/dts/qcom/nord-rrd.dts +++ b/arch/arm64/boot/dts/qcom/nord-rrd.dts @@ -517,6 +517,41 @@ &qupv3_2 { status =3D "okay"; }; =20 +&remoteproc_adsp { + firmware-name =3D "qcom/nord/adsp.mbn", + "qcom/nord/adsp_dtbs.elf"; + + status =3D "okay"; +}; + +&remoteproc_cdsp0 { + firmware-name =3D "qcom/nord/cdsp.mbn", + "qcom/nord/cdsp_dtbs.elf"; + + status =3D "okay"; +}; + +&remoteproc_cdsp1 { + firmware-name =3D "qcom/nord/cdsp1.mbn", + "qcom/nord/cdsp1_dtbs.elf"; + + status =3D "okay"; +}; + +&remoteproc_cdsp2 { + firmware-name =3D "qcom/nord/cdsp2.mbn", + "qcom/nord/cdsp2_dtbs.elf"; + + status =3D "okay"; +}; + +&remoteproc_cdsp3 { + firmware-name =3D "qcom/nord/cdsp3.mbn", + "qcom/nord/cdsp3_dtbs.elf"; + + status =3D "okay"; +}; + &spi16 { status =3D "okay"; }; --=20 2.43.0 From nobody Sat Sep 26 20:30:00 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4001D3AEF2E for ; Mon, 31 Aug 2026 03:21:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788146490; cv=none; b=ML3mUt4sz7g3oxX7NtGvLC2FyJ8rbVXyTRjJoLMYpqQKtLe5xQRS/St6/gC3OmCBbTAmqjqdYNNu20Ymbo3h0H1hBDJVeQsmoxmfFdMuU4ibIhi1yPEYYqP1vjug8iSqRiIQTaVmM08s0sRXTZxcvauLX1+haeOwDn2q8YtScUw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788146490; c=relaxed/simple; bh=Qo1auokYYhVIFaBJtPQFmiVUQCNJkFUL4nNSwi2XFZ0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=YXbe5RNkb8vwxHir+Nxh0oqSTQYqgs5wm/MF/fmx23triQ+lzFDPkdoZmvqQS3QctDKAWMd2Wap0gHv6s0hxp6N98tHs9ldGT1l9Eas9cbDmdKgll4sjn+FFlCOyE8acRIrGKQvlBpYT7KqfpoTDvftwBhKZbxePRgCkAlIbnI0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=B2Lue4Th; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=OZWLQdaL; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="B2Lue4Th"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="OZWLQdaL" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67V1bd9E2179756 for ; Mon, 31 Aug 2026 03:21:28 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=T5xLFRY6QC4 gGYyfGZe54JVlSYu/D3Sb6Z4L8g9c4Mg=; b=B2Lue4ThYUDpYiazk9ZTm98xxF5 xoDfbW3xdn/vFU06JYTkOX3IJT9qcDKHVs2dqzFEwCMkBAYzbPT9gnVM+7/aLbSl iivhQ1GwNKs8lLEFnkV8j0uyUBdBnK423sCJ40QEL9D/wXay3gVjds9lLfSPuUko Q8/h2mG7QFa6OEJIjR5hbfabFfitMZr7f8dLovijh2ngoW4UbLEU/Lh61qC+icsd V7FVixTmZ+1kOgGXpcXLR/BJqMPsXwOmihaH3HgzE8ep+XHfBL/WAaFEZjMXk9tH Nl69dlHsU9htmllNuGTGsGQHg+l11LnhQDSwJYhiCL/lrRmrVIrthGkuAUg== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gbqn2mbbc-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 31 Aug 2026 03:21:28 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-38f57e31b6eso3177358a91.1 for ; Sun, 30 Aug 2026 20:21:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1788146488; x=1788751288; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=T5xLFRY6QC4gGYyfGZe54JVlSYu/D3Sb6Z4L8g9c4Mg=; b=OZWLQdaLipJ/FY42rya0dNcltTw/DpFAjN8GgrX490HPRIuu1MIbJIO/H4o9hzfkBH dy/kKfowG0nMccKdIZTS5RhNhUCBdrFd+nPS+cl9mpme2H7djUYadm6RcZbq34RUqxgp Ii+6JnzbB7qXhxg32nfzqnluX3TKIi0X+f7Vgx+yUGuiSW8XdyHEwtCLLZMfTsRiXzSd N28qHeT5lN9qgAo0sNjNSFBXgCUQdoI2oiBfSDMkx6NW0NY+E4qQGCp+kqCJJ0AqkRRP MvC28XHT3vxgP8HWGz4qZQl19/ucyxB8ef93/7YEo+6QS8+ecmtV7R47PVc2zxW8C8uq UzJQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788146488; x=1788751288; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=T5xLFRY6QC4gGYyfGZe54JVlSYu/D3Sb6Z4L8g9c4Mg=; b=avTgiyKoRPBA5M2Pp5H5dW7CPAcNC7RmVaZzXSSwV7VM+wPEaLzT7BLXhyweGwkw+9 Z0UAay9R31Zb8PnZ/KqyLGt9oHC6HFSX6pxPFa/nLwDGT8l5GkrB633u/QCjUto8SMPq wQOFWXE0YSs3c+/i6UGvDnLe8GFkaUffS+XYwqvCJEXRaR6xwy19IIlfQjJBCfCM1jls +lnyLak/2CQMgTPuzjlOKwu/78TqVb/QkFQMfAKRBLCyjDFf4t0Pfuo2giF6Qo/2l75w sKTH9xKFDobdOogud9QyM8Hs8OP38brx0qVN181paBu96O0U9m8JpY8toOT7+35yY62Y 9VsA== X-Forwarded-Encrypted: i=1; AKwUvBwCwyc0G/r5gCFgFl1AddWaQPDbaR0sQ8I5NK7UftPyrmMACM1L67awKJ0DgKtp2XuB21BZiFiYpyLDNkA=@vger.kernel.org X-Gm-Message-State: AFuF++mJX/IKp0J5NSySWbGglJxXzDTsePMFsV6R1tKuQa39WlVZZOFV GOervxFl5TN43BwwYLer913cdgGhUiKxkSlo7rPFNSFkyJrR7/nn7LXfjHisKxBJRoOYwByStjj KJITO+rOANVcnnmb81u6m/nmTheOvrrWtkLW9HpI8r9WfsL2wXSA+JatW/e7VvVlwsZE= X-Gm-Gg: AYBFou2YJvrqxu6f+jQW1AezbvwQmXY1e/GvDlXy5D3Kd/JoveE1br6d3FbJwFaMgAE /c9pc9O+mz/Iq8lgT3csldb/od3XAEB8ws4hEvLuDBZrxfmKMez0UFIGu+3HGOMA6Mvj81M9boA 79D9KDA2F3NL+siL/HADsWvHW47AkzBC87fjJ/MFaMCpVSBPryc9GsMLJgvCcbtba0uhZY0/YkN BP5Qwv2Jy1msdvll+QLF8ngjAeU06qzEbxzZAC1Cn7f9keaKXlgAgd1ee12Yq1JTQSbANWVTr6Q lgQvcH9/pvmmnntFXAS3yicd8J7aucZTwExzXBr6oBie9xU/R+11TFHxD0EFOSJPUH9C1X9WreL VSW+686VF/4ugGJuqaHzNfqs0r542q3qjeTx0mWItZYuEwWuf9v7ahKwDFh60 X-Received: by 2002:a17:90b:384e:b0:38c:a59b:5189 with SMTP id 98e67ed59e1d1-396d104d0bfmr31846937a91.15.1788146486777; Sun, 30 Aug 2026 20:21:26 -0700 (PDT) X-Received: by 2002:a17:90b:384e:b0:38c:a59b:5189 with SMTP id 98e67ed59e1d1-396d104d0bfmr31846728a91.15.1788146485315; Sun, 30 Aug 2026 20:21:25 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3286f95a160sm25599208eec.18.2026.08.30.20.21.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 30 Aug 2026 20:21:24 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Dhruvin Rajpura , Anandu Krishnan E , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Bartosz Golaszewski , Shawn Guo Subject: [PATCH 3/6] arm64: dts: qcom: nord: Add the SPMI PMIC arbiter Date: Mon, 31 Aug 2026 11:21:00 +0800 Message-ID: <20260831032103.341633-4-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260831032103.341633-1-shengchao.guo@oss.qualcomm.com> References: <20260831032103.341633-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-ORIG-GUID: vNRseyLr8DqwewkontN5CWFxsfMeucGY X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODMxMDAyNiBTYWx0ZWRfX127zduOD86UZ MOkg5RVouWl/Ij41Yoa/5nOZ6yO9VefF5sct6ht/lAM/MwBuFw/wJrg0WQcw+eZiLVV17G1iVm+ BUF6/6Xsez7RL1icwZmmnxL3jpSuwTo34tHRTgEXxmw8BTgsVAoFeiVJgJFmJsfserYaI1bifc7 vpmCkJXwK4fRGKGMEfA/OlhywUWuW31rT2vFIUYDxAG3MPDTeEef/Zhuat4os8IK5DjT3bdbOGi XRDvJIUYUx0mlQ1jhDj0Ncbtr4uIEbdw+yl+pAZErQ0zRxOx7F78iBeTOuwfdUzzYznOMBX6+tC LG6JqUimv62osV5k/3POg8S42p2FYe5wQ7KQg7fnn2GSQjEC96mQtA1oNyuKSn6qZg9ERP/njUM xYjdneC8ggV+94r0YSgkEHYOSJ9FAknZNkWRKQGOK/sW0mEmqDXhS7wPsXIGlWPzeFTyxa0P/mk rQkHoH6HnLXKJUqbC9g== X-Proofpoint-GUID: vNRseyLr8DqwewkontN5CWFxsfMeucGY X-Proofpoint-Spam-Info: AW1haW4tMjYwODMxMDAyNiBTYWx0ZWRfX6gwMANVsggCI EX5v149d7MrRFlO1QV0+aF1ti+gamzDgiH4gVbskFior5B0uMVFhQiIPdfwtRKwiMc6RtUIoqSW lfcjIfM9vkdJLEgVxyxiZDtxlb8n2kE= X-Authority-Analysis: v=2.4 cv=a5kAM0SF c=1 sm=1 tr=0 ts=6a94f338 cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=EUspDBNiAAAA:8 a=eAws4zb0lv8ujySLY5IA:9 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-31_01,2026-08-27_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 bulkscore=0 malwarescore=0 phishscore=0 clxscore=1015 adultscore=0 priorityscore=1501 spamscore=0 impostorscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608310026 Content-Type: text/plain; charset="utf-8" From: Bartosz Golaszewski Add the SPMI PMIC Arbiter node for the Nord platforms. Signed-off-by: Bartosz Golaszewski Signed-off-by: Shawn Guo Reviewed-by: Abel Vesa Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/nord.dtsi | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/nord.dtsi b/arch/arm64/boot/dts/qcom/= nord.dtsi index 03703324f487..83760341456b 100644 --- a/arch/arm64/boot/dts/qcom/nord.dtsi +++ b/arch/arm64/boot/dts/qcom/nord.dtsi @@ -1865,6 +1865,28 @@ IPCC_MPROC_SIGNAL_GLINK_QMP #clock-cells =3D <0>; }; =20 + spmi_bus: spmi@c400000 { + compatible =3D "qcom,spmi-pmic-arb"; + reg =3D <0x0 0x0c400000 0x0 0x3000>, + <0x0 0x0c500000 0x0 0x400000>, + <0x0 0x0c440000 0x0 0x80000>, + <0x0 0x0c4c0000 0x0 0x10000>, + <0x0 0x0c42d000 0x0 0x4000>; + reg-names =3D "core", + "chnls", + "obsrvr", + "intr", + "cnfg"; + interrupts-extended =3D <&pdc 1 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names =3D "periph_irq"; + interrupt-controller; + #interrupt-cells =3D <4>; + #address-cells =3D <2>; + #size-cells =3D <0>; + qcom,channel =3D <0>; + qcom,ee =3D <0>; + }; + tlmm: pinctrl@f100000 { compatible =3D "qcom,nord-tlmm"; reg =3D <0x0 0x0f100000 0x0 0xc0000>; --=20 2.43.0 From nobody Sat Sep 26 20:30:00 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 891243AE6E4 for ; Mon, 31 Aug 2026 03:21:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788146494; cv=none; b=LqWGvtKX7rnRU7KlnGs6iA7wwr13R+VII/sO3/0LZo6pwLOFzEyYDtwdu86lk5Kz9dyRzExOg+y12wO6MRaebOIXA3i2GA/vgdSRVs/63Md8MlCe6bJUH3VS0PB7ZczHiJoKrXaX2sFIfcd2jEd3GarjVs4/B4Bvb96mqzriqMQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788146494; c=relaxed/simple; bh=g/4698Hc0IJz4v4XLQ3lxOkSnn3P+SMbGZKYlCpKS9M=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=JrtOBrKC4cfT2kg1X2QkeodKWu7COcZF1GjkciFFHsu9qRtPKtonLuZNhdFzvjWZcLy7e8+N/oIZVVcO6raVhGtF/1Q9cEsPfwVwjSLoQgTVDtxNEgW13ReDcCjA+2lh1Lp+UE8ncUBErpPAK2PX/IA0ybTo9yBLD8DxsMCQtF0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ao2X5C9L; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ZVOeI1us; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ao2X5C9L"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ZVOeI1us" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67V1bfhE2240890 for ; Mon, 31 Aug 2026 03:21:31 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=D4k+euYW5mK woy5OklHMNZarMuOmpS6z14WRWMg0bYo=; b=ao2X5C9LFFxhDFTAJN7O+b+cpDT BKCUka/kjWLiHmiw7mw9GOMdlvtWWwWzl5vZlpExr25vMwyk0WASGjcic1R4+c7X QEH3TS7SEbdtibfei/fua20BbxV5JpCUgcI7D2s3eWXrQrAoDE6pIkflbKY/G1Xi fl1y8L5NPPjVBdkw62lHjocRks6goX1h01KBGIX1BMp6vtktqf6ypdYrNqe38jRO IFvfxDec9HceNmbXBs/cEHow6uPb23G3M0qRtOFveriASk1+Eg5tmz0XJHNtnmyv 1P/rSPT+gZoF68td95D0mLS360kJo+AOQsvbWQyIbqZKlBFy5q+FP3iHzZQ== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gbqhwccgc-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 31 Aug 2026 03:21:31 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2ce8a76df2dso58414885ad.2 for ; Sun, 30 Aug 2026 20:21:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1788146490; x=1788751290; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=D4k+euYW5mKwoy5OklHMNZarMuOmpS6z14WRWMg0bYo=; b=ZVOeI1usPHqj/1iCJQaih2vN9h+JT9dAdJ5sPibOPaBRBqNSfLZV7OYb15wYEfBcjW idy5baZlMThn4YfVU24TAtK82KMllZ6NCRxiYAoHAIMm83Jk2Nomsyss7739LFHNOpAe ewtGorOftZNdlL8iKw3ktybL7lMjOPb8/bFY5SnkCsJeok1CPujjPNxZYYkr2k9yA/Sz eNZK1l29X/CmnIB2285cdtzJObcanv+Br/mGvCfTuacTM3QuXD4Lk1UdvlqErxTPQz5r rYUJuI4WpDrqSdoo1TaJVdVjnGr+Hf7hZ3e3QWjp44b0g0X0o6N5zp121vkbxy9rm/w0 7YKw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788146490; x=1788751290; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=D4k+euYW5mKwoy5OklHMNZarMuOmpS6z14WRWMg0bYo=; b=q3bfM+PBbU4nsQTh8aJ0X53kdc4ZkKn9DGpKfShEzl53JWpzj5XTsTk4SKAueb1cem aph8coBzMHfbjHQwGs7i9o0qg5pEx8M9VruotjOBtmU2gNQLGgIUlmZ/RAkeSKift5wj TjhTMhWkGppAP/p4+C/uaJJNbzEJD69DDuP6l3RD8SDK83fX3tv5LIJNgj4IEt6yOiDI VAI7p5aRttaaHVcAilFt8jRoT0CcjFfyI5LSkFhUvPipMrsYhz14njJQQRi0e7EsKTZb imviLv5ly7AI6OX1Rt/31dzuexw88iP+buHIptgr/edZCiZdSBlk4rFXudXm/bObrKdJ KBww== X-Forwarded-Encrypted: i=1; AKwUvByLrlMHO18b2kOXz/YGxXYJIJNFoqdGF6AQTL4m0WlqKgskISxQPhKOsxeXyOlK2770VHAU8bEe4NwCIJw=@vger.kernel.org X-Gm-Message-State: AFuF++mPTaqiCgY/samV34nTM6H0UeAGDRZgM6GjnCQBck+sJU3AnN2P Ghx+JCWeCASrr6XoVQsn7UC4vVyLqimKq3D6pFx8bqu7n5Zf4RIukmT+/SYKUfwMZKfI6xBdxXz 2Q+hQ1eg8JpK3OrxN4sYznEryeCS1kIyORGSV0KLv7IFZSgb2i8aMBEoPK5lhcVzX2GQ= X-Gm-Gg: AYBFou1DXgsNslzu1RduOqgsREM1rWI+tJTNgQo9yjhzKx6zpy2NeYv+3JCwKticIZx HQ6CClShnNwX55XAb36AtDrRQMVojnswUoRDHGmid7zutRNuZNPs7bmqsY3hkERKjGIEvHSPBm7 YWqIJ1y1Y7Zqg8Ye+8WL4ATskiBbgGRiUfiqEazSCpijLiON7rihXGrr+OjCOIHLxoR/KMOWjO4 8n3mlspXBpMVmWxzu26lKJXPbx8P0K+FVhdRS7d6I5MGZTQCdEzrEcy8YB1YHfDDhi5rOWNry1M zhbZyhSugH7vBajEOms22c2yjIoEiQI/474I45jRmgHc2b9wQzDw58PyMEBYfUqhC8zQ8zr1oFj m96yLo1hiJpvcNkirgNPIuq2SqCsKPAVq9eZDaLK/EoKfYXAoXrwSnhXsLxv/ X-Received: by 2002:a17:902:ec92:b0:2d8:d4d1:313d with SMTP id d9443c01a7336-2d8d4d14b48mr189995645ad.20.1788146490065; Sun, 30 Aug 2026 20:21:30 -0700 (PDT) X-Received: by 2002:a17:902:ec92:b0:2d8:d4d1:313d with SMTP id d9443c01a7336-2d8d4d14b48mr189995255ad.20.1788146489559; Sun, 30 Aug 2026 20:21:29 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3286f95a160sm25599208eec.18.2026.08.30.20.21.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 30 Aug 2026 20:21:28 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Dhruvin Rajpura , Anandu Krishnan E , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo Subject: [PATCH 4/6] arm64: dts: qcom: nord: Add PMAU0102 and PMM8650AU PMIC support Date: Mon, 31 Aug 2026 11:21:01 +0800 Message-ID: <20260831032103.341633-5-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260831032103.341633-1-shengchao.guo@oss.qualcomm.com> References: <20260831032103.341633-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: vx8D2h-G0ZCWzouiWm5TsmdD62RI2zVF X-Proofpoint-ORIG-GUID: vx8D2h-G0ZCWzouiWm5TsmdD62RI2zVF X-Proofpoint-Spam-Info: AW1haW4tMjYwODMxMDAyNiBTYWx0ZWRfXzUrW+WzG1zFT l+ZLN6ooPxFCh3wvow3b/2t8n/+dQMSi8rjpA5PcEf1tyb7c4mYdsqqaR+HFusGVXWCkMvCNuPc WLMCPKEPFBM/y2iAswbg/NlhpFiZcb0= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODMxMDAyNiBTYWx0ZWRfXzfXxXIyzpaNx tu3KF+n4vSDIeq23Bq696ki0Nav4XGNy1yP+w2OEwA/BmJe3dPDcopdT4350Wxx+W+LZXX7oDCw bbuIn4dTO9cXO/1wSUDsdRRedGzsPHM3fTBIAkkjElFTaLxgR/TJp2exMJ5yg1G29A7/q5CrknI YDdMdZWcjmMOHrtuRakxp4Rh/cHQdfwMsrAqOTNShf7W5Iwj/5U+WBR8RSpYXsLj7kfKWiXc10a uRbpKlwPGdBLV1dEZhxIDFNk6R0Ki/avA8iYukyc9+M1bjEEumYFu//sL3pL+AEysnxiWS8A5DN lpuhTPx2lzFw48twy/8NPrG01NZ8sthZ/xgQNfucWHFDkmwNP/Z/NqsfwFPxc+y05kzxco33J7x lpTYgECR1uxCVxI/GVQCuvkMMlrNLLXi+bCHhvtj5DnaYmdVHLjr/fnzfcK23rGZcdJNMj+NSeH peEXdh/2bvPvZVaTiDw== X-Authority-Analysis: v=2.4 cv=YKKvDxGx c=1 sm=1 tr=0 ts=6a94f33b cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=hucZloQI8G6bWT6_XmMA:9 a=U2nuDi6JAHPDsfF0:21 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-31_01,2026-08-27_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 adultscore=0 suspectscore=0 priorityscore=1501 phishscore=0 impostorscore=0 lowpriorityscore=0 spamscore=0 clxscore=1015 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608310026 Content-Type: text/plain; charset="utf-8" From: Dhruvin Rajpura The Nord platform is supplied by two families of PMICs on the SPMI bus: eight PMAU0102 devices on USIDs 4 to 11, and one PMM8650AU on USID 0. Add one dtsi per PMIC type, following the established one-file-per-PMIC convention, and include both of them from nord-rrd.dts. The eight PMAU0102 instances are labelled pmau0102_e through pmau0102_l after their board designators. Each one provides a GPIO controller, an ADC, and an MBG (Master Bandgap) temperature monitor that reads its die temperature through a DIE_TEMP ADC channel. The monitors use the qcom,pmau0102-mbg-tm compatible with qcom,pm8775-mbg-tm as fallback, and each is hooked up to a thermal zone. PMM8650AU is the same die as PMM8654AU, so pmm8650au_a reuses the existing qcom,pmm8654au and qcom,pmm8654au-gpio compatibles while the file is named after the part actually populated on the board. It provides PON with a power key, an RTC, and a GPIO controller. The resin is described but left disabled, for boards that wire it up to enable. Signed-off-by: Dhruvin Rajpura Signed-off-by: Shawn Guo --- arch/arm64/boot/dts/qcom/nord-rrd.dts | 2 + arch/arm64/boot/dts/qcom/pmau0102-nord.dtsi | 543 +++++++++++++++++++ arch/arm64/boot/dts/qcom/pmm8650au-nord.dtsi | 54 ++ 3 files changed, 599 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/pmau0102-nord.dtsi create mode 100644 arch/arm64/boot/dts/qcom/pmm8650au-nord.dtsi diff --git a/arch/arm64/boot/dts/qcom/nord-rrd.dts b/arch/arm64/boot/dts/qc= om/nord-rrd.dts index c25113676008..c4891ff71340 100644 --- a/arch/arm64/boot/dts/qcom/nord-rrd.dts +++ b/arch/arm64/boot/dts/qcom/nord-rrd.dts @@ -9,6 +9,8 @@ #include =20 #include "nord-embedded.dtsi" +#include "pmau0102-nord.dtsi" +#include "pmm8650au-nord.dtsi" =20 / { model =3D "Qualcomm Technologies, Inc. IQ10 RRD"; diff --git a/arch/arm64/boot/dts/qcom/pmau0102-nord.dtsi b/arch/arm64/boot/= dts/qcom/pmau0102-nord.dtsi new file mode 100644 index 000000000000..47ea145f4abb --- /dev/null +++ b/arch/arm64/boot/dts/qcom/pmau0102-nord.dtsi @@ -0,0 +1,543 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include + +#include "qcom-adc5-gen3.h" + +&spmi_bus { + pmau0102_e: pmic@4 { + compatible =3D "qcom,pmau0102", "qcom,spmi-pmic"; + reg =3D <0x4 SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmau0102_e_mbg_temp: temperature-sensor@d700 { + compatible =3D "qcom,pmau0102-mbg-tm", "qcom,pm8775-mbg-tm"; + reg =3D <0xd700>; + interrupts-extended =3D <&spmi_bus 0x4 0xd7 0x0 IRQ_TYPE_EDGE_RISING>; + io-channels =3D <&pmau0102_e_adc ADC5_GEN3_DIE_TEMP(4)>; + io-channel-names =3D "thermal"; + #thermal-sensor-cells =3D <0>; + }; + + pmau0102_e_adc: adc@7200 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x7200>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts-extended =3D <&spmi_bus 0x4 0x72 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + + channel@400 { + reg =3D ; + label =3D "pmau0102_e_ref_gnd"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@401 { + reg =3D ; + label =3D "pmau0102_e_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@403 { + reg =3D ; + label =3D "pmau0102_e_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + + pmau0102_e_gpios: gpio@8800 { + compatible =3D "qcom,pmau0102-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmau0102_e_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + pmau0102_f: pmic@5 { + compatible =3D "qcom,pmau0102", "qcom,spmi-pmic"; + reg =3D <0x5 SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmau0102_f_mbg_temp: temperature-sensor@d700 { + compatible =3D "qcom,pmau0102-mbg-tm", "qcom,pm8775-mbg-tm"; + reg =3D <0xd700>; + interrupts-extended =3D <&spmi_bus 0x5 0xd7 0x0 IRQ_TYPE_EDGE_RISING>; + io-channels =3D <&pmau0102_f_adc ADC5_GEN3_DIE_TEMP(5)>; + io-channel-names =3D "thermal"; + #thermal-sensor-cells =3D <0>; + }; + + pmau0102_f_adc: adc@7200 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x7200>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts-extended =3D <&spmi_bus 0x5 0x72 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + + channel@500 { + reg =3D ; + label =3D "pmau0102_f_ref_gnd"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@501 { + reg =3D ; + label =3D "pmau0102_f_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@503 { + reg =3D ; + label =3D "pmau0102_f_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + + pmau0102_f_gpios: gpio@8800 { + compatible =3D "qcom,pmau0102-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmau0102_f_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + pmau0102_g: pmic@6 { + compatible =3D "qcom,pmau0102", "qcom,spmi-pmic"; + reg =3D <0x6 SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmau0102_g_mbg_temp: temperature-sensor@d700 { + compatible =3D "qcom,pmau0102-mbg-tm", "qcom,pm8775-mbg-tm"; + reg =3D <0xd700>; + interrupts-extended =3D <&spmi_bus 0x6 0xd7 0x0 IRQ_TYPE_EDGE_RISING>; + io-channels =3D <&pmau0102_g_adc ADC5_GEN3_DIE_TEMP(6)>; + io-channel-names =3D "thermal"; + #thermal-sensor-cells =3D <0>; + }; + + pmau0102_g_adc: adc@7200 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x7200>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts-extended =3D <&spmi_bus 0x6 0x72 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + + channel@600 { + reg =3D ; + label =3D "pmau0102_g_ref_gnd"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@601 { + reg =3D ; + label =3D "pmau0102_g_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@603 { + reg =3D ; + label =3D "pmau0102_g_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + + pmau0102_g_gpios: gpio@8800 { + compatible =3D "qcom,pmau0102-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmau0102_g_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + pmau0102_h: pmic@7 { + compatible =3D "qcom,pmau0102", "qcom,spmi-pmic"; + reg =3D <0x7 SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmau0102_h_mbg_temp: temperature-sensor@d700 { + compatible =3D "qcom,pmau0102-mbg-tm", "qcom,pm8775-mbg-tm"; + reg =3D <0xd700>; + interrupts-extended =3D <&spmi_bus 0x7 0xd7 0x0 IRQ_TYPE_EDGE_RISING>; + io-channels =3D <&pmau0102_h_adc ADC5_GEN3_DIE_TEMP(7)>; + io-channel-names =3D "thermal"; + #thermal-sensor-cells =3D <0>; + }; + + pmau0102_h_adc: adc@7200 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x7200>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts-extended =3D <&spmi_bus 0x7 0x72 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + + channel@700 { + reg =3D ; + label =3D "pmau0102_h_ref_gnd"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@701 { + reg =3D ; + label =3D "pmau0102_h_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@703 { + reg =3D ; + label =3D "pmau0102_h_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + + pmau0102_h_gpios: gpio@8800 { + compatible =3D "qcom,pmau0102-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmau0102_h_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + pmau0102_i: pmic@8 { + compatible =3D "qcom,pmau0102", "qcom,spmi-pmic"; + reg =3D <0x8 SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmau0102_i_mbg_temp: temperature-sensor@d700 { + compatible =3D "qcom,pmau0102-mbg-tm", "qcom,pm8775-mbg-tm"; + reg =3D <0xd700>; + interrupts-extended =3D <&spmi_bus 0x8 0xd7 0x0 IRQ_TYPE_EDGE_RISING>; + io-channels =3D <&pmau0102_i_adc ADC5_GEN3_DIE_TEMP(8)>; + io-channel-names =3D "thermal"; + #thermal-sensor-cells =3D <0>; + }; + + pmau0102_i_adc: adc@7200 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x7200>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts-extended =3D <&spmi_bus 0x8 0x72 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + + channel@800 { + reg =3D ; + label =3D "pmau0102_i_ref_gnd"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@801 { + reg =3D ; + label =3D "pmau0102_i_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@803 { + reg =3D ; + label =3D "pmau0102_i_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + + pmau0102_i_gpios: gpio@8800 { + compatible =3D "qcom,pmau0102-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmau0102_i_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + pmau0102_j: pmic@9 { + compatible =3D "qcom,pmau0102", "qcom,spmi-pmic"; + reg =3D <0x9 SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmau0102_j_mbg_temp: temperature-sensor@d700 { + compatible =3D "qcom,pmau0102-mbg-tm", "qcom,pm8775-mbg-tm"; + reg =3D <0xd700>; + interrupts-extended =3D <&spmi_bus 0x9 0xd7 0x0 IRQ_TYPE_EDGE_RISING>; + io-channels =3D <&pmau0102_j_adc ADC5_GEN3_DIE_TEMP(9)>; + io-channel-names =3D "thermal"; + #thermal-sensor-cells =3D <0>; + }; + + pmau0102_j_adc: adc@7200 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x7200>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts-extended =3D <&spmi_bus 0x9 0x72 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + + channel@900 { + reg =3D ; + label =3D "pmau0102_j_ref_gnd"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@901 { + reg =3D ; + label =3D "pmau0102_j_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@903 { + reg =3D ; + label =3D "pmau0102_j_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + + pmau0102_j_gpios: gpio@8800 { + compatible =3D "qcom,pmau0102-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmau0102_j_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + pmau0102_k: pmic@a { + compatible =3D "qcom,pmau0102", "qcom,spmi-pmic"; + reg =3D <0xa SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmau0102_k_mbg_temp: temperature-sensor@d700 { + compatible =3D "qcom,pmau0102-mbg-tm", "qcom,pm8775-mbg-tm"; + reg =3D <0xd700>; + interrupts-extended =3D <&spmi_bus 0xa 0xd7 0x0 IRQ_TYPE_EDGE_RISING>; + io-channels =3D <&pmau0102_k_adc ADC5_GEN3_DIE_TEMP(0xa)>; + io-channel-names =3D "thermal"; + #thermal-sensor-cells =3D <0>; + }; + + pmau0102_k_adc: adc@7200 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x7200>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts-extended =3D <&spmi_bus 0xa 0x72 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + + channel@a00 { + reg =3D ; + label =3D "pmau0102_k_ref_gnd"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@a01 { + reg =3D ; + label =3D "pmau0102_k_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@a03 { + reg =3D ; + label =3D "pmau0102_k_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + + pmau0102_k_gpios: gpio@8800 { + compatible =3D "qcom,pmau0102-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmau0102_k_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + pmau0102_l: pmic@b { + compatible =3D "qcom,pmau0102", "qcom,spmi-pmic"; + reg =3D <0xb SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmau0102_l_mbg_temp: temperature-sensor@d700 { + compatible =3D "qcom,pmau0102-mbg-tm", "qcom,pm8775-mbg-tm"; + reg =3D <0xd700>; + interrupts-extended =3D <&spmi_bus 0xb 0xd7 0x0 IRQ_TYPE_EDGE_RISING>; + io-channels =3D <&pmau0102_l_adc ADC5_GEN3_DIE_TEMP(0xb)>; + io-channel-names =3D "thermal"; + #thermal-sensor-cells =3D <0>; + }; + + pmau0102_l_adc: adc@7200 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x7200>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts-extended =3D <&spmi_bus 0xb 0x72 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + + channel@b00 { + reg =3D ; + label =3D "pmau0102_l_ref_gnd"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@b01 { + reg =3D ; + label =3D "pmau0102_l_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@b03 { + reg =3D ; + label =3D "pmau0102_l_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + + pmau0102_l_gpios: gpio@8800 { + compatible =3D "qcom,pmau0102-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmau0102_l_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; +}; + +/ { + thermal-zones { + pmau0102_e_thermal: pmau0102-e-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pmau0102_e_mbg_temp>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmau0102_f_thermal: pmau0102-f-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pmau0102_f_mbg_temp>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmau0102_g_thermal: pmau0102-g-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pmau0102_g_mbg_temp>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmau0102_h_thermal: pmau0102-h-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pmau0102_h_mbg_temp>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmau0102_i_thermal: pmau0102-i-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pmau0102_i_mbg_temp>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmau0102_j_thermal: pmau0102-j-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pmau0102_j_mbg_temp>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmau0102_k_thermal: pmau0102-k-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pmau0102_k_mbg_temp>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmau0102_l_thermal: pmau0102-l-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pmau0102_l_mbg_temp>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + }; +}; diff --git a/arch/arm64/boot/dts/qcom/pmm8650au-nord.dtsi b/arch/arm64/boot= /dts/qcom/pmm8650au-nord.dtsi new file mode 100644 index 000000000000..960ed81e74e0 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/pmm8650au-nord.dtsi @@ -0,0 +1,54 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include + +&spmi_bus { + pmm8650au_a: pmic@0 { + compatible =3D "qcom,pmm8654au", "qcom,spmi-pmic"; + reg =3D <0x0 SPMI_USID>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmm8650au_a_pon: pon@1200 { + compatible =3D "qcom,pmk8350-pon"; + reg =3D <0x1200>, <0x800>; + reg-names =3D "hlos", "pbs"; + + pmm8650au_a_pon_pwrkey: pwrkey { + compatible =3D "qcom,pmk8350-pwrkey"; + interrupts-extended =3D <&spmi_bus 0x0 0x12 0x7 IRQ_TYPE_EDGE_BOTH>; + linux,code =3D ; + debounce =3D <15625>; + }; + + pmm8650au_a_pon_resin: resin { + compatible =3D "qcom,pmk8350-resin"; + interrupts-extended =3D <&spmi_bus 0x0 0x12 0x6 IRQ_TYPE_EDGE_BOTH>; + debounce =3D <15625>; + status =3D "disabled"; + }; + }; + + pmm8650au_a_rtc: rtc@6100 { + compatible =3D "qcom,pmk8350-rtc"; + reg =3D <0x6100>, <0x6200>; + reg-names =3D "rtc", "alarm"; + interrupts-extended =3D <&spmi_bus 0x0 0x62 0x1 IRQ_TYPE_EDGE_RISING>; + }; + + pmm8650au_a_gpios: gpio@8800 { + compatible =3D "qcom,pmm8654au-gpio", "qcom,spmi-gpio"; + reg =3D <0x8800>; + gpio-controller; + gpio-ranges =3D <&pmm8650au_a_gpios 0 0 12>; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; +}; --=20 2.43.0 From nobody Sat Sep 26 20:30:00 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BB86B3AEF2E for ; Mon, 31 Aug 2026 03:21:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788146497; cv=none; b=g9RGtbmZVfjnqBFjMtQHmB69cRte2N8YgETYgvdse6edt6XJdk4cKg6M/5uog+ftt32L9T8HpmIVr1AQGu5WaCrfSrzmpDv35WYHXFJc70D+eEbipZLRMYY36j8xhMmJYxQHIjOhTS1/Ui1yT8K8uP+9jKHmmUVnt4+9VR5iIQI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788146497; c=relaxed/simple; bh=+8FGxgaHMamhBs90vxaKPN7YkBzTW6Q4tm36P+LSuWc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=sf1RhHgTmqnmTYuVjUKoYNxhfw0EZfhnW4Pw4JQI3seQbGQHTH4YhMLZy/qsuiXcHBmIbqTDBTjYwlhOM6f7Zt6/9VwspO2ilMcMmdGTPmyP26X087L5of2iqAu6zHkRsE0nOzyPCe8GUrzozscCAgU+KN2jV1DwMYPsZZMIjs8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ILnf4b9Y; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=LtgAeD6v; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ILnf4b9Y"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="LtgAeD6v" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67V1boX62820805 for ; Mon, 31 Aug 2026 03:21:35 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=JAjjQ2CFRE8 wAZAkPN2FEBSl92C1DE0+0SYWmYdAPjQ=; b=ILnf4b9YEp8NWNBuf71/NXcIC74 8YunCH2R8FC4qJooYCeeiO5lTDy1ekb423hOwGHc4aHzUrvAFAEoHy56MR/8wcgq LSc6ESNiL8L9wQfswXLwKfGaJkaPKgDT7Rwgc6by8HW7nrbYGuDJkiXs5oyQDtYY ih5S7YuGhHKLDMXHjcyswFeKY8+jw2tAh+qFHlwISosDun40+rD1uCnfMWaoF73l o6hcVWr5JOHB9VM68vJCHgNN7AQbBMIg9h0VAFVlNcZoMmZ+eZhKeYHip3/y8Tsx JLvVsqBGY7hDym+8eSjP9dSyKVoreiQCXpZRGXAaRi8kjQfHWK/Z4dHUDug== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gbqdfmbpb-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 31 Aug 2026 03:21:34 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-39533bb224cso4124915a91.3 for ; Sun, 30 Aug 2026 20:21:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1788146494; x=1788751294; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=JAjjQ2CFRE8wAZAkPN2FEBSl92C1DE0+0SYWmYdAPjQ=; b=LtgAeD6v12NZEP168RpDKrx8V3QYQUnt4nt/rGckYvY64yxfRBIMgJ2R1lrF30Tz6l q3gm+X7oSQ1bn4YIiRvEbaVlNouaZD+xIg7lJwhiTYsWVoz0ydQlxKcuqt5i6yDwIQ02 HLyl/k8qHGI1ezlE7RZzsJQlM/wqZwpyyEjF2kobIq7OXOQzCHIvbYoveg1r7Q9GX40Z cjrjHWiFy4c+ulWPwn9nPzhZQBhWQG1L1vfBh+PqKt1CbtoA7vFnTL+E6p+0Sefi/j4r xMi+TpDxBdkAPYsjOgzX9DlsakTlHk8ELCZfOCDjxyt3H3TI7PHbxs4ZTw66CJ5DK4ib 2uHQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788146494; x=1788751294; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=JAjjQ2CFRE8wAZAkPN2FEBSl92C1DE0+0SYWmYdAPjQ=; b=oYtjKHA69Bhw8laTxYt7waVq0k7cfM64I5w1Nzi5afmtMrwVaJjYB8ZGaGjOgW2aSY ny8U2xFP1aHJSVPl/BI27uWKenrOGwPwQCfISd4OVsaUWYxloyYnOi9+22l+M8eS1ffk uM6fy9G3x4rw5cRyEwvXZgjwX6oirScasc/OA9yWHx7xelZ4XKywdZ55OyapBiTf+zx1 AWAU52kargizttUSDUs0Hudur4E47+QAqxGwHDnPgqRKDKpJK9XWnyw7VnxJwooNdSMZ bw+V60qeSWKxa8gwFBHxkEWMhep60UxAEaq3z976QLc4oAIuhxAGYKjjZf3OLhvzDDpw DsiA== X-Forwarded-Encrypted: i=1; AKwUvBxkPrJsUZdQt/xvLclN+472a+rJD4qIdXHNU8leEIhMyNBDYEKaUUFiJdXmNcpTOdHI4Pxg0xq16C3fkD4=@vger.kernel.org X-Gm-Message-State: AFuF++kzTorn5M6c+3kLOMtZYQvvdvak7UGT64/AVwkVtPpnqI8CgLEj 9aRm0X59ZM3+cfXoK6lvLhm7eoaLiu4DkJcg11aSh9lRfdB6r9V3dfVZiWtekfCzAfhMJZXo2f9 5gfZNoMZSGY3LsJAjqK6d1CudJq7/T+kN2N3s2r7NdHAKOsZmAXfBO5CWa3iIIghajaY= X-Gm-Gg: AYBFou3hsjqVTYyga/pW1j3O2/mSq7qmHh3bD6Vx5aRcOxlPcJV5x745SKEnCmbOPVs bIxcWU/DpHBfVB2ixm4esE6I5lV5ebN+MAiiex/zd087qQhmTqsLDAU5CTWTAWvz2MZlV8Yrc/h o1KDO+k9lT++UgwY9Sc7fTWUv+P9M91tO31vSJ7jkivS/dgFTMP9ZOPysykOeHCLds5cF14rm6n Uzc/zPnbTw/vSonGEq8JNhfGCcV6MRPz+3D0ttR6+fRFXbsORVFE8uCKkniYpv7RKbtsMnaWQpv Bw4/EerHUoBh0xcfmv8uhNYSQTzpLICzxOJFXQvFwEKhLYa6vZUOitX4ZzwsiG7iQoAzLxy6G2l vAxgCnIG5D5+lOOZ3gRJuL7F770XGkQES+m0GyVJ+nPtaMfpjtmi0A71yOiOm X-Received: by 2002:a17:90b:50c6:b0:38e:97f0:aa4b with SMTP id 98e67ed59e1d1-396d1017316mr38123043a91.13.1788146494164; Sun, 30 Aug 2026 20:21:34 -0700 (PDT) X-Received: by 2002:a17:90b:50c6:b0:38e:97f0:aa4b with SMTP id 98e67ed59e1d1-396d1017316mr38122959a91.13.1788146493541; Sun, 30 Aug 2026 20:21:33 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3286f95a160sm25599208eec.18.2026.08.30.20.21.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 30 Aug 2026 20:21:33 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Dhruvin Rajpura , Anandu Krishnan E , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Bartosz Golaszewski , Shawn Guo Subject: [PATCH 5/6] dt-bindings: arm: qcom: Document Nord Ride Embedded board Date: Mon, 31 Aug 2026 11:21:02 +0800 Message-ID: <20260831032103.341633-6-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260831032103.341633-1-shengchao.guo@oss.qualcomm.com> References: <20260831032103.341633-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODMxMDAyNiBTYWx0ZWRfX/rUEsOWUcR6+ NAHfm//8TwU4LhNwNlWiG8MYbFqGQrrrWQQfRN6bglHrjTAXtk8p6oX2AXCA/yA3ix8Y7DG1kpK 8vlZbT8pnPC7PSxAMylUrLzCMgc80bngm5ukyT+orqAO/U6hrgYmFSZN1OMuQ1zXx/8QX/VeWhE LA+XRUbj+uNB9knzJgdntyfYXbaM+3EOCYwyWy+RWOh21BL1L4W9jvlFoc9HmQnzExVuwLt6K/H Led/PrEK+hKQANv2cXR+QY/CVMRL0L6zoODhhK476ITjAJKSmzkkpwTvxpXjPQvQ4nzNncBgvyL w0+xFzz4wzjXKTVgFr1blqQ5UfYev8u9rbNHrmrkH2G46qsGP7r/RjrvVt9drcnWHsukoDlpZYJ WVoPqD4iCEn5FUlHj/l0tMO2EIpmmCl0OuzJJFCEz4b6q+E9tr+a7B2BcQVV4CjK+Xoeta161CM dX9ugC56f8xMwcvy+1Q== X-Proofpoint-Spam-Info: AW1haW4tMjYwODMxMDAyNiBTYWx0ZWRfX1dnzzR4xw8EZ Qf2sV/mCvLkpkz03L8wGRuKKAtmoG/cNoTpMZmQL97dq4j9chhUWzBKawMRcwUwYKGivjWJkZNG XR7A4gcxDTJid18rkS+w4s3o11vQ7hU= X-Authority-Analysis: v=2.4 cv=B7eJFutM c=1 sm=1 tr=0 ts=6a94f33e cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=KHWqK9l8iW_yKk06KS0A:9 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-GUID: Vn5yZBwMDa-oTS6WnYgKM7PTAXkwJN4S X-Proofpoint-ORIG-GUID: Vn5yZBwMDa-oTS6WnYgKM7PTAXkwJN4S X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-31_01,2026-08-27_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 spamscore=0 lowpriorityscore=0 suspectscore=0 impostorscore=0 clxscore=1015 phishscore=0 malwarescore=0 bulkscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608310026 Content-Type: text/plain; charset="utf-8" From: Bartosz Golaszewski Add qcom,sa8797p-ride-embedded to the list of compatibles for boards based on the Nord SoC. This is the Embedded variant of the automotive SA8797P Ride board. Signed-off-by: Bartosz Golaszewski Signed-off-by: Shawn Guo Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/arm/qcom.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentatio= n/devicetree/bindings/arm/qcom.yaml index 198314ddaa84..d2f17bc36f8a 100644 --- a/Documentation/devicetree/bindings/arm/qcom.yaml +++ b/Documentation/devicetree/bindings/arm/qcom.yaml @@ -406,6 +406,7 @@ properties: - enum: - qcom,iq10-rrd - qcom,sa8797p-ride + - qcom,sa8797p-ride-embedded - const: qcom,nord =20 - description: Qualcomm Technologies, Inc. Robotics RB1 --=20 2.43.0 From nobody Sat Sep 26 20:30:00 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 95D423AF650 for ; Mon, 31 Aug 2026 03:21:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788146501; cv=none; b=LRV1yR90ok7Y3bam8OJ/ElP4YAJ4ziyotWZXaEuGfH+R5S+67c5q21kwSNY+i43oT5a/InH88Q1pcPnTur2p/U/sJVLBr0qOiptK3lseXJ/5xrBDw0IIoLa3X5SAugSrGwGwU6dwQPsNyc6gdexzewAQehGGfMDlGg7TvEMaFiQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788146501; c=relaxed/simple; bh=TOWisH9h8j08AyDv+0CDMAwNVmnJ0Tbkx+dO36apHfo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=GKvwyihjBPlP9XDn6miWxnsfPMwq2nrrwmzgOjXs27CZbcR+1ZW67IBDLN7ZMqKy/rQa3d9FQkzA9Ha+j11EfxNS8bDHAMDcApYmXtl+AhMCoonuC9bROb++GGx/7kRs8fKkoQAVTcCoWB8co9zwfRFPQdB4Ze8S8lmwtuEEoks= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=bbRDnemS; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=gSM/JtOO; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="bbRDnemS"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="gSM/JtOO" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67V1bq0X3239361 for ; Mon, 31 Aug 2026 03:21:39 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=EjxqV87hHtS wwF2ZxiUbdvMMIMtzrqE4hobVGG9XPOw=; b=bbRDnemSqlWhb1fae9Mhtnq3jdH 1uBEVD6cpUVCt8vWOd2MH0Rd8u1Gd+AdG+oZl62TJoCTqiBHi71fNjz26IXGA8K0 DuPGCbqCGJeyYw586gYPdX3wq6kHlH7PhbXIMYsbN58NSMW2ReEf+laXyTDwAPf2 5+ZPRixLg+jsjNBnpMB5xS76aHpxq2Dqmv8cOhhb/Wy7IeXnNBo8v71BWN71vMuc +4A/3yCyq1FLwOcjACaAECm8nNwhiFdperw5mXOm/P7uujm9j9t55X6sPW9X9U9w tZrehAX6/IAzMn5d99HYS5F9Nk/a7AnoM3qMBqxH/X4ykar48DGn3JpiF2Q== Received: from mail-pj1-f69.google.com (mail-pj1-f69.google.com [209.85.216.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gcv8h0mt9-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 31 Aug 2026 03:21:38 +0000 (GMT) Received: by mail-pj1-f69.google.com with SMTP id 98e67ed59e1d1-385d2703b64so1851634a91.1 for ; Sun, 30 Aug 2026 20:21:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1788146498; x=1788751298; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=EjxqV87hHtSwwF2ZxiUbdvMMIMtzrqE4hobVGG9XPOw=; b=gSM/JtOOEoJiIrwHUvbPL7Kh11d79wcool+gH1lmNoSgSnRP2aAKRDmkTFBEueW1us SbhEJ7yuWSBi0k7vkobJeD7WG4so1NP8Gy0xNE/booL3bS8Q48H8PN5gWMHewns+q30H rP3LBEQNRlZAUn6yrnmSQo495DcQ6QGl864H/GwUKfz5SjWhNZGiHnXOj3XxFTiVd4FM kcktp9B1GxIb7UR5LIYzBdt/ALlVWd3WxjVts+J4OJhYcpTHIXuqLEB0DpXcj08rQTk1 0QiA0rGGZbcS+poSYOiigECffR+qELAB+JBnfMH2yqw5Y/GcR6gB14NIOV5rhbTMFSdO cSWQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788146498; x=1788751298; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=EjxqV87hHtSwwF2ZxiUbdvMMIMtzrqE4hobVGG9XPOw=; b=RUHMm2LZWzNmnXs0JjD6nQFODpz/Yxk90CjsO+rI8Nc83YeURvZozYM9Hi0lo90gON tiGJQIzocHCbg7QlRvllqBxiwRETXQfgq13nLr4gga/gKDGIi59Mj5YhH910/7TC5Oo8 P7SFGnvrTHTxLXVOlTBWkWpob/Rl6+tcbt/24OQWfrgYJCBhnf9WnvmRy6PSQnG4EOPO L8l7rQLdJ5PpgaN23GSmJuh7cbIHf6bTaqJlARZa8ncdloNId/Zw618VhDCe4Y+UNeNL Jxo9wp0xGjWAQTI8/pgj/Ku9eGPZ734exJGBJtxhcJVrx2dS4v0FwFn5AH2/RBJPHowI A2Mw== X-Forwarded-Encrypted: i=1; AKwUvByFwHOTN4Yh+pmJo9jzrh8PUTe9Fsd4Sbx+qmusOpNda3rhDIU/ZrT0UwCSyuoQoQ1JeRIBT0qUmMdqmFY=@vger.kernel.org X-Gm-Message-State: AFuF++mKB3B4abv+oeOTQhngpb9qUioj7+bqWde38hD18csWFWSYuszY 1jyyEd+XotwGLcmjsYY8ZUQCgLPf7b6mWDZrmuwd6DCVm7aehLMoUsUQI4X3Enzuo073gWeCVAJ 9G2V92TBsOQR6i+gjDTBfhpJcOTDMbp4PcJaRnmzAWh1mpYKk7gBhvHH0mSnMijuSowA= X-Gm-Gg: AYBFou24Go3GAN1MpG/4keZ5NS9tAbENJYHtl318sTxvYjWR3rZnSu2Rk+mjqNlPPYH LT19BlHEVIMs4oTAPxBqn6xGLUA4xiFLJT+pB9zdFwZD2j+vVgEP6LzznctctnTCkk33iR0u++v wayR980nqXEbFH56/ZUg7D/H0nhge9T40gGR0SVAiJpZuevOGDRSBz+Yg5W6qom54DEiMr03JP8 nXvjHYQ44z31PiA/3iFNhe+S2Pp41cBLB1H12oCduHKeS7Exa+z/JZqSAWTGTYo6mKtjmR9o0V9 yf72K4mSFNnyc+fNYtl2lRyQIqAXuQKqeJerekVFQgccRUWM13x2FPVHn8uWPBSsgtKUm3G25PX GuSgtVj9SJVq/qS5mTxYAFQBFaUJmo8nDrSZ4S2Gwzz+DUFPRKjW+in6hWVp0 X-Received: by 2002:a17:90b:2682:b0:398:a649:8fa3 with SMTP id 98e67ed59e1d1-398da879647mr4744788a91.23.1788146498127; Sun, 30 Aug 2026 20:21:38 -0700 (PDT) X-Received: by 2002:a17:90b:2682:b0:398:a649:8fa3 with SMTP id 98e67ed59e1d1-398da879647mr4744729a91.23.1788146497500; Sun, 30 Aug 2026 20:21:37 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3286f95a160sm25599208eec.18.2026.08.30.20.21.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 30 Aug 2026 20:21:37 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Dhruvin Rajpura , Anandu Krishnan E , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Bartosz Golaszewski , Shawn Guo Subject: [PATCH 6/6] arm64: dts: qcom: Add initial support for Nord Ride Embedded board Date: Mon, 31 Aug 2026 11:21:03 +0800 Message-ID: <20260831032103.341633-7-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260831032103.341633-1-shengchao.guo@oss.qualcomm.com> References: <20260831032103.341633-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Authority-Analysis: v=2.4 cv=DY0nbPtW c=1 sm=1 tr=0 ts=6a94f342 cx=c_pps a=vVfyC5vLCtgYJKYeQD43oA==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=a9Wuq2wbfMiAUQJ6lN8A:9 a=rl5im9kqc5Lf4LNbBjHf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODMxMDAyNiBTYWx0ZWRfX+H2b6Zlweb94 WmPIMl9sZ64zeDn1n6yhHE92nMvG1ZCZjcWTQ4jj/sdwaydXOb+4xheRVyqCqftAsSU+rqRv1nu H6lNu5W4fgqw5hLaqzcOFKavGHwIOdRx5ZiLcxZF7Burt7oFbHD2o1QmsRGbwBi8qi3g6qjIRu9 o98Nja2HHTiEwz6Q4eY9wGzOheT1rAMh+GiqrYimgF8vMIsdzwfG2hiBBNRHkeQBMJbd6+i4mQQ Oi6oEF7nLkLmZFr+0fYJ3ncQ6VxUSshvUldlrG6lIHVQ+B+3U/8EoJ6jlYJ6GCaeYre9eYDe9Ya B1fWhyjjiAaOdkjChyz/9MLYVtETG3TyFnzBCfSdjrJt65f50TzZeFEukIGfOCjCkusZeMSzxRt LEkAkbyYm9W9mbI0gXNkBwgniT521PHLPIwUOPSAtdlI8IweyWhFdbGPGLIU2WYQ3NWA8CJZ2T6 7gZBmYOuS6ad5a/HSEw== X-Proofpoint-ORIG-GUID: kKItTCg-DJ8C2GOcqb5AON52xgQzcMjK X-Proofpoint-Spam-Info: AW1haW4tMjYwODMxMDAyNiBTYWx0ZWRfX2LB2MR+6lr2b TZUPY65MoEuWij6E1s3Kg5mALQcUzAroBxfNQ722qSvvkg2j5j9rkfnT2ym04SodKyFkmoXm+eI 0RW430rWOsibSMpkk/CUmhvjZZi05m8= X-Proofpoint-GUID: kKItTCg-DJ8C2GOcqb5AON52xgQzcMjK X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-31_01,2026-08-27_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 adultscore=0 clxscore=1015 priorityscore=1501 spamscore=0 suspectscore=0 malwarescore=0 bulkscore=0 lowpriorityscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608310026 Content-Type: text/plain; charset="utf-8" From: Bartosz Golaszewski Add the initial device tree for the Nord Ride Embedded board, the non-SCMI variant of the SA8797P automotive Ride board. Enable the debug UART, UFS storage, the ADSP and CDSP remote processors, and describe the board regulators supplied by the on-board PMICs. Signed-off-by: Bartosz Golaszewski Signed-off-by: Shawn Guo Reviewed-by: Abel Vesa --- arch/arm64/boot/dts/qcom/Makefile | 1 + .../boot/dts/qcom/nord-ride-embedded.dts | 590 ++++++++++++++++++ 2 files changed, 591 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/nord-ride-embedded.dts diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 38d326644146..5d7ae3a817ce 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -161,6 +161,7 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D msm8998-sony-xperia-yoshin= o-maple.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8998-sony-xperia-yoshino-poplar.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8998-xiaomi-sagit.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D nord-ride.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D nord-ride-embedded.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D nord-rrd.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D purwa-iot-evk.dtb =20 diff --git a/arch/arm64/boot/dts/qcom/nord-ride-embedded.dts b/arch/arm64/b= oot/dts/qcom/nord-ride-embedded.dts new file mode 100644 index 000000000000..8e5a43c18de9 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/nord-ride-embedded.dts @@ -0,0 +1,590 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include +#include + +#include "nord-embedded.dtsi" +#include "pmau0102-nord.dtsi" +#include "pmm8650au-nord.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. SA8797P Ride Embedded"; + compatible =3D "qcom,sa8797p-ride-embedded", "qcom,nord"; + + aliases { + serial0 =3D &uart15; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + clocks { + xo_board: xo-board-clk { + compatible =3D "fixed-clock"; + clock-frequency =3D <38400000>; + #clock-cells =3D <0>; + }; + + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + clock-frequency =3D <32000>; + #clock-cells =3D <0>; + }; + + bi_tcxo_div2: bi-tcxo-div2-clk { + compatible =3D "fixed-factor-clock"; + #clock-cells =3D <0>; + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-mult =3D <1>; + clock-div =3D <2>; + }; + + bi_tcxo_ao_div2: bi-tcxo-ao-div2-clk { + compatible =3D "fixed-factor-clock"; + #clock-cells =3D <0>; + clocks =3D <&rpmhcc RPMH_CXO_CLK_A>; + clock-mult =3D <1>; + clock-div =3D <2>; + }; + }; + + ufs_vccq2: regulator-ufs-vccq2 { + compatible =3D "regulator-fixed"; + regulator-name =3D "ufs_vccq2"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-always-on; + }; + + ufs_vdd_hba: regulator-ufs-vdd-hba { + compatible =3D "regulator-fixed"; + regulator-name =3D "ufs_vdd_hba"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-always-on; + }; +}; + +&apps_rsc { + regulators-0 { + compatible =3D "qcom,pmm8654au-rpmh-regulators"; + qcom,pmic-id =3D "A_E0"; + + vreg_l4a_1p2: ldo4 { + regulator-name =3D "vreg_l4a_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l6a_1p2: ldo6 { + regulator-name =3D "vreg_l6a_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l7a_1p2: ldo7 { + regulator-name =3D "vreg_l7a_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l8a_1p8: ldo8 { + regulator-name =3D "vreg_l8a_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s1a_vdd2h_l: smps1 { + regulator-name =3D "vreg_s1a_vdd2h_l"; + regulator-min-microvolt =3D <900000>; + regulator-max-microvolt =3D <1100000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + + vreg_s3a_1p8: smps3 { + regulator-name =3D "vreg_s3a_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + + vreg_s5a_mv: smps5 { + regulator-name =3D "vreg_s5a_mv"; + regulator-min-microvolt =3D <1328000>; + regulator-max-microvolt =3D <1370000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + + vreg_s6a_vddq_l: smps6 { + regulator-name =3D "vreg_s6a_vddq_l"; + regulator-min-microvolt =3D <500000>; + regulator-max-microvolt =3D <570000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s8a_vdda_ebi: smps8 { + regulator-name =3D "vreg_s8a_vdda_ebi"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + }; + + regulators-1 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "E_E0"; + + vreg_l1e_0p9: ldo1 { + regulator-name =3D "vreg_l1e_0p9"; + regulator-min-microvolt =3D <936000>; + regulator-max-microvolt =3D <936000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2e_0p9: ldo2 { + regulator-name =3D "vreg_l2e_0p9"; + regulator-min-microvolt =3D <936000>; + regulator-max-microvolt =3D <936000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3e_1p8: ldo3 { + regulator-name =3D "vreg_l3e_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s1e_nsp3: smps1 { + regulator-name =3D "vreg_s1e_nsp3"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s7e_mxa: smps7 { + regulator-name =3D "vreg_s7e_mxa"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + }; + + regulators-2 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "F_E0"; + + vreg_l1f_vdd2l: ldo1 { + regulator-name =3D "vreg_l1f_vdd2l"; + regulator-min-microvolt =3D <904000>; + regulator-max-microvolt =3D <904000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3f_vdd1: ldo3 { + regulator-name =3D "vreg_l3f_vdd1"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s1f_nsp1: smps1 { + regulator-name =3D "vreg_s1f_nsp1"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s7f_lv_sub: smps7 { + regulator-name =3D "vreg_s7f_lv_sub"; + regulator-min-microvolt =3D <1036000>; + regulator-max-microvolt =3D <1136000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + + vreg_s8f_vddq_h: smps8 { + regulator-name =3D "vreg_s8f_vddq_h"; + regulator-min-microvolt =3D <500000>; + regulator-max-microvolt =3D <570000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-3 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "G_E0"; + + vreg_l2g_0p7: ldo2 { + regulator-name =3D "vreg_l2g_0p7"; + regulator-min-microvolt =3D <752000>; + regulator-max-microvolt =3D <752000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s1g_nsp0: smps1 { + regulator-name =3D "vreg_s1g_nsp0"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s5g_vdd2h_h: smps5 { + regulator-name =3D "vreg_s5g_vdd2h_h"; + regulator-min-microvolt =3D <1080000>; + regulator-max-microvolt =3D <1150000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + }; + + /* PMIC H - "UPMH" satellite (CD90-73961-1) - SID 0x7, Bus E0 */ + regulators-4 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "H_E0"; + + vreg_l1h_0p9: ldo1 { + regulator-name =3D "vreg_l1h_0p9"; + regulator-min-microvolt =3D <904000>; + regulator-max-microvolt =3D <904000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2h_1p2: ldo2 { + regulator-name =3D "vreg_l2h_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s1h_nsp2: smps1 { + regulator-name =3D "vreg_s1h_nsp2"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s5h_mxc: smps5 { + regulator-name =3D "vreg_s5h_mxc"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + /* PMIC I - "UPMI" satellite (CD90-73961-1) - SID 0x8, Bus E0 */ + regulators-5 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "I_E0"; + + vreg_l1i_0p9: ldo1 { + regulator-name =3D "vreg_l1i_0p9"; + regulator-min-microvolt =3D <912000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2i_1p2: ldo2 { + regulator-name =3D "vreg_l2i_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3i_2p5: ldo3 { + regulator-name =3D "vreg_l3i_2p5"; + regulator-min-microvolt =3D <2504000>; + regulator-max-microvolt =3D <2504000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s2i_gfx0: smps2 { + regulator-name =3D "vreg_s2i_gfx0"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s7i_mm: smps7 { + regulator-name =3D "vreg_s7i_mm"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + /* PMIC J - "UPMJ" satellite (CD90-73961-1) - SID 0x9, Bus E0 */ + regulators-6 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "J_E0"; + + vreg_s7j_gfx1: smps7 { + regulator-name =3D "vreg_s7j_gfx1"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + /* PMIC K - "UPMK" satellite (CD90-73961-1) - SID 0xA, Bus E0 */ + regulators-7 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "K_E0"; + + vreg_l1k_vdd2l: ldo1 { + regulator-name =3D "vreg_l1k_vdd2l"; + regulator-min-microvolt =3D <904000>; + regulator-max-microvolt =3D <904000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2k_0p9: ldo2 { + regulator-name =3D "vreg_l2k_0p9"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <880000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3k_vdd1: ldo3 { + regulator-name =3D "vreg_l3k_vdd1"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + /* PMIC L - "UPML" satellite (CD90-73961-1) - SID 0xB, Bus E0 */ + regulators-8 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "L_E0"; + + vreg_l3l_1p8: ldo3 { + regulator-name =3D "vreg_l3l_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s1l_nsp_mxc: smps1 { + regulator-name =3D "vreg_s1l_nsp_mxc"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s2l_cx: smps2 { + regulator-name =3D "vreg_s2l_cx"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; +}; + +&qupv3_0 { + firmware-name =3D "qcom/nord/qupv3fw.elf"; + + status =3D "okay"; +}; + +&qupv3_1 { + firmware-name =3D "qcom/nord/qupv3fw.elf"; + + status =3D "okay"; +}; + +&qupv3_2 { + firmware-name =3D "qcom/nord/qupv3fw.elf"; + + status =3D "okay"; +}; + +&remoteproc_adsp { + firmware-name =3D "qcom/nord/adsp.mbn", + "qcom/nord/adsp_dtbs.elf"; + + status =3D "okay"; +}; + +&remoteproc_cdsp0 { + firmware-name =3D "qcom/nord/cdsp.mbn", + "qcom/nord/cdsp_dtbs.elf"; + + status =3D "okay"; +}; + +&remoteproc_cdsp1 { + firmware-name =3D "qcom/nord/cdsp1.mbn", + "qcom/nord/cdsp1_dtbs.elf"; + + status =3D "okay"; +}; + +&remoteproc_cdsp2 { + firmware-name =3D "qcom/nord/cdsp2.mbn", + "qcom/nord/cdsp2_dtbs.elf"; + + status =3D "okay"; +}; + +&remoteproc_cdsp3 { + firmware-name =3D "qcom/nord/cdsp3.mbn", + "qcom/nord/cdsp3_dtbs.elf"; + + status =3D "okay"; +}; + +&uart15 { + status =3D "okay"; +}; + +&ufs_mem_hc { + reset-gpios =3D <&tlmm 181 GPIO_ACTIVE_LOW>; + + vcc-supply =3D <&vreg_l3i_2p5>; + vcc-max-microamp =3D <1300000>; + vccq-supply =3D <&vreg_l2i_1p2>; + vccq-max-microamp =3D <1200000>; + vccq2-supply =3D <&ufs_vccq2>; + vdd-hba-supply =3D <&ufs_vdd_hba>; + + status =3D "okay"; +}; + +&ufs_mem_phy { + vdda-phy-supply =3D <&vreg_l1i_0p9>; + vdda-pll-supply =3D <&vreg_l2h_1p2>; + + status =3D "okay"; +}; --=20 2.43.0