From nobody Sat Sep 26 23:52:45 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CF6D22517A5 for ; Fri, 28 Aug 2026 03:50:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787889048; cv=none; b=f0IT9LoYFT23T5D+rW6Z3kWhVKLOIKAaT+hqxYEnGgrau04/gUU8KeMlqxOZ8RS7MqcfKDpqCIDs8JI2Yf7rdQ//tpvu2THe60CI7kY8FBFdzEgeBlIjb49Wxi103Pp0z4nw5dOBLWv0u+VIc5gSCqplmXgQYDhqGkKOj3c8VuE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787889048; c=relaxed/simple; bh=TRdYVlWhYuDm9lO6CVQKFqwaPI6f49HZDnLJd2t6SVI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DyCRMwXAgYG3UVh5RG7H21sM0Lld2N3zMaAyg5axfS9BXpjN3B65Gx6Se/Ix+GnAvz1KusIbPVytupQCnrtZCwua1sJ3Qiw0oAyVQoM66ShUK8jm9oaSIyjhJNKGPWTPtEfVozvB9wnKUi5G7+Vo8TMRjqsLZEFnMbBeIBudvlI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=LEDaDXhv; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Y9Xf7f1d; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="LEDaDXhv"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Y9Xf7f1d" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67S3Jklt1263455 for ; Fri, 28 Aug 2026 03:50:43 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=hM0He+HyIdm wGakq8r+dh5y5fBQAFwdVgS7Dd2VSn/s=; b=LEDaDXhvV9dMcBAc5GRcv6L7CuL WsIW9D9wBd2/GEmg6gNOK3iqvQcECUt+la1vHRqR87CtdiYHh4mX8JeDJJX5u2Ox d/fcSNS/8yKqDO8FUVlu+8a06S+bA6CVU5qCvobBg/zaz2f+NL/6mf1mGgLd2s2o mI7SsVebZdNFCZdMEbNMNO+1rfPSnqkwQnkBbcmaFL/jh1lFgE5ccV2/VbkQoLgt M61Zp7LwKWN+QVnEVymShpK7LMzedI535AXye0KQ3C9FzoeJIODRsQF/qu370inQ u+ZOKQckuCAM9L4w+wEhqn6cCJS17TeA9fw7j+A7Zvl7KbQ4sCJlXPPRuFA== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gatkjhyeg-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 28 Aug 2026 03:50:42 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2d63bad3d09so8266545ad.3 for ; Thu, 27 Aug 2026 20:50:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1787889042; x=1788493842; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=hM0He+HyIdmwGakq8r+dh5y5fBQAFwdVgS7Dd2VSn/s=; b=Y9Xf7f1drFl/zleoItuhyOtpLM0V/XUNrgRC2Vcitf/9IcWV1KWi2z898fFfKtp+nW XY8S9vbEu+/AYrnjMZONVm5oYpNTxdIdHyWeh+lvyAUYSYEOlF3vGOdpMJz5QIaZyp0Z jeZPwjQwVtB5FP/q6pxkWlY5sJAXsm3PgGCT+UQ1s9m9OtHXSDwaAUL9v7TlPPh0oR2I rMQrgouVKQ0yd2aNWRjn7chqGLUu2AvdyMUFWvI1XTCbmrnAizmGHHRIQyreFk/rMqWk 74xUmh2KVHAwv0adK29V+O1hcKyPhFOib9DsiigzxgcbbBN9GSsRZLlCBTm4y0sZbAfy vkkA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787889042; x=1788493842; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=hM0He+HyIdmwGakq8r+dh5y5fBQAFwdVgS7Dd2VSn/s=; b=WseW9UNBOOl4Dq9YftaqRdDl4Vf3FtbkWzlX+ARKsMRJnYgPcOtswjQzurRZ+jiY4A dlMKfsvRh0xPBmxYQ2iGzpN1JicTd6+E11WcJi1PyC5nDf2N3V9lx5/TP67772Km7wmJ WwTa0VZ7zLpXWAqYntFeoQb9gxcrm+GybyCU6MRhiWHyfb2nxG1i9PVe1wSBaBMKKsJL f3SAe6DM+DU3ZBqGrRFj7SGNtfWDSZ/W59CF1fp5DC70tGf4ObbaRK0CLWOJ1jOfjn59 oj+gB+3J86N3ylCo7K88JC3qF4NzV4uwcDMX+wdKb6vMMVKIX/kG/XWzabDek7G3Tuxu mb6Q== X-Forwarded-Encrypted: i=1; AHgh+Rr5Bjb7vB1BvMfDNpqPakY2HltC9hchp184Rxhxi7lQYj42VVqbqqq1+yHhE+qq/h8t/T2Np+gXEBnJ4ws=@vger.kernel.org X-Gm-Message-State: AFuF++kla+VDxsV4vyMb0OqmMEPyc6UVqTVM/az382QOHKxxSe8bsWAD TjbpYxnrnZZj/uSSEwU3C7CmW76aDKyOSHaZRSombOxoh6eCBqxr4Eu/eDyhaiUDIrBg+ZXbkoE zhLzG8TvTTQblfi5ZXbHliZG+xDfaqAhum5kwFE315QiypTGxJWcpfD0LPOJ0bZiQxR4= X-Gm-Gg: AR+sD133vVz1v28c83X8f8F5Gz6r5cgTnyFFs8YREvDsNPiLr5j3wDuiqgcwFQWyDxU XV2ybVf8RCT8N9wcqvhaSQ4LUEKY3gzDZuZ1hudA9V5Ctu4Fr+17ErVDCCQTuz8DsSMSk9hJ46P L8D/H7hhAB4kQCQsOiPdeuEMBgLkv2darCjmGk49EzzRTiPbpURCRTCYZw/puF4j+3VJWkbTr5K fvGYAkhEyF0pavV/vQ/a8SGEF0I6QIQIszJ6A0a70u0Mp/RL2XoPn3q3Ms8V+ALt1N9YutU1VaA JWEwvy4ebb4A6Sk8iSi0yIbUk4a9PihqktRi9fal3uqWZmJiRJfBq9uvVU8OIVBTxerawBRysEu tAQd3yFWoyFW0PXJQ6rIfAZoRRdsjIqiZa+mKcKupsy7neX7I3a4PTJXOd/rZ X-Received: by 2002:a17:903:22d0:b0:2d6:ccc5:a3dd with SMTP id d9443c01a7336-2d74dc2ff23mr62896895ad.4.1787889040655; Thu, 27 Aug 2026 20:50:40 -0700 (PDT) X-Received: by 2002:a17:903:22d0:b0:2d6:ccc5:a3dd with SMTP id d9443c01a7336-2d74dc2ff23mr62895595ad.4.1787889039562; Thu, 27 Aug 2026 20:50:39 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3286f995e60sm1133357eec.22.2026.08.27.20.50.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Aug 2026 20:50:39 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Deepti Jaggi , Mukesh Savaliya , Yadu M G , Kuldeep Singh , Abel Vesa , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo , Bartosz Golaszewski , Konrad Dybcio Subject: [PATCH v13 1/6] arm64: dts: qcom: Add device tree for Nord SoC series Date: Fri, 28 Aug 2026 11:49:53 +0800 Message-ID: <20260828034958.3165-2-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260828034958.3165-1-shengchao.guo@oss.qualcomm.com> References: <20260828034958.3165-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: yHa6s2y_Mh8WjS_2pFCdtk9-RNPYnVcC X-Proofpoint-ORIG-GUID: yHa6s2y_Mh8WjS_2pFCdtk9-RNPYnVcC X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODI4MDAyOSBTYWx0ZWRfX0LwvPVZPsfd6 2G1VtR0CntWh3QGMjRc4u5vyibWWMuk+zw4MyNrjfoDLE5Rdh/H+6w1b4iysTNvDjQBBKF7dQD2 /CYdJ+X6/OwXTsXX9rbHcD6ap36313qDTTF/wKrbUAicIjNNK3Zmd2VF7X6/3XKJNSZ+ZSjhDHP pCcnqVQzUzXY4WpUjeu6YQ0znUTK86Ts0cDmj3GoDEWUfWgXP8Vqzor5gr8SzXbfp+kpU+tFUWC //echL3HkqPOXzg0CWd5g4d0BqZWZfOX8D6HdYV3+iNATG8BMPc+XsDVM9v8qSKrpMxM4XEiFYp /9TxgfB8rcL56KoVhZbIQ0tb79iKaXAqkT1AW3o6MdbpDoIvU5lhYm245sj96HKSOIk627Pr4hN zk+0WKU69941KZE/Yzxuwx/JCOb6oAkSZxoDjveFLdodZcsah6BXeCGQ9FIRNYJSRBQKqruKdGZ s7nhP57z48ohhpw/KKA== X-Authority-Analysis: v=2.4 cv=Rsn16imK c=1 sm=1 tr=0 ts=6a910592 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=8CEx8uHD1C-9Ad5L0JgA:9 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-Spam-Info: AW1haW4tMjYwODI4MDAyOSBTYWx0ZWRfXwngIvo/y9ZXA r/O/CoJ5GdXZ5j/68+YimbkryPGk4+EDy+czaZW4sMR6nkuAxaC9Kr91qeiaTr7fU+/+wZnw1Ma tozPhIfD4zDULhMIm3ZZLL+JqX/i3HQ= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-28_01,2026-08-27_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 impostorscore=0 malwarescore=0 suspectscore=0 spamscore=0 lowpriorityscore=0 bulkscore=0 adultscore=0 phishscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608280029 Content-Type: text/plain; charset="utf-8" Add base device tree include (nord.dtsi) for the Nord SoC series describing the core hardware components: - 18 Oryon (qcom,oryon-1-5) cores in three clusters, with PSCI-based power management and CPU/cluster idle states - ARM GICv3 interrupt controller with ITS - TLMM GPIO/pinctrl controller - 8 TSENS thermal sensors with thermal zones - 3 APPS SMMU-500 instances - 3 QUPv3 GENI SE QUP blocks - PDP SCMI channel and mailbox - Watchdog, Crypto, TRNG and TCSR - Reserved memory, CMD-DB and firmware SCM - PSCI and architected timers Co-developed-by: Deepti Jaggi Signed-off-by: Deepti Jaggi Co-developed-by: Bartosz Golaszewski Signed-off-by: Bartosz Golaszewski Reviewed-by: Konrad Dybcio Reviewed-by: Abel Vesa Signed-off-by: Shawn Guo --- arch/arm64/boot/dts/qcom/nord.dtsi | 4605 ++++++++++++++++++++++++++++ 1 file changed, 4605 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/nord.dtsi diff --git a/arch/arm64/boot/dts/qcom/nord.dtsi b/arch/arm64/boot/dts/qcom/= nord.dtsi new file mode 100644 index 000000000000..e0496fd40c30 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/nord.dtsi @@ -0,0 +1,4605 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include + +/ { + interrupt-parent =3D <&intc>; + #address-cells =3D <2>; + #size-cells =3D <2>; + + cpus { + #address-cells =3D <2>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x0>; + enable-method =3D "psci"; + power-domains =3D <&cpu0_pd>, <&cpu_perf 0>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_0>; + #cooling-cells =3D <2>; + + l2_0: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + }; + }; + + cpu1: cpu@100 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x100>; + enable-method =3D "psci"; + power-domains =3D <&cpu1_pd>, <&cpu_perf 0>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_0>; + #cooling-cells =3D <2>; + }; + + cpu2: cpu@200 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x200>; + enable-method =3D "psci"; + power-domains =3D <&cpu2_pd>, <&cpu_perf 0>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_0>; + #cooling-cells =3D <2>; + }; + + cpu3: cpu@300 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x300>; + enable-method =3D "psci"; + power-domains =3D <&cpu3_pd>, <&cpu_perf 0>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_0>; + #cooling-cells =3D <2>; + }; + + cpu4: cpu@400 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x400>; + enable-method =3D "psci"; + power-domains =3D <&cpu4_pd>, <&cpu_perf 0>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_0>; + #cooling-cells =3D <2>; + }; + + cpu5: cpu@500 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x500>; + enable-method =3D "psci"; + power-domains =3D <&cpu5_pd>, <&cpu_perf 0>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_0>; + #cooling-cells =3D <2>; + }; + + cpu6: cpu@10000 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x10000>; + power-domains =3D <&cpu6_pd>, <&cpu_perf 1>; + power-domain-names =3D "psci", "perf"; + enable-method =3D "psci"; + next-level-cache =3D <&l2_10000>; + #cooling-cells =3D <2>; + + l2_10000: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + }; + }; + + cpu7: cpu@10100 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x10100>; + enable-method =3D "psci"; + power-domains =3D <&cpu7_pd>, <&cpu_perf 1>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_10000>; + #cooling-cells =3D <2>; + }; + + cpu8: cpu@10200 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x10200>; + enable-method =3D "psci"; + power-domains =3D <&cpu8_pd>, <&cpu_perf 1>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_10000>; + #cooling-cells =3D <2>; + }; + + cpu9: cpu@10300 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x10300>; + enable-method =3D "psci"; + power-domains =3D <&cpu9_pd>, <&cpu_perf 1>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_10000>; + #cooling-cells =3D <2>; + }; + + cpu10: cpu@10400 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x10400>; + enable-method =3D "psci"; + power-domains =3D <&cpu10_pd>, <&cpu_perf 1>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_10000>; + #cooling-cells =3D <2>; + }; + + cpu11: cpu@10500 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x10500>; + enable-method =3D "psci"; + power-domains =3D <&cpu11_pd>, <&cpu_perf 1>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_10000>; + #cooling-cells =3D <2>; + }; + + cpu12: cpu@20000 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x20000>; + enable-method =3D "psci"; + power-domains =3D <&cpu12_pd>, <&cpu_perf 2>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_20000>; + #cooling-cells =3D <2>; + + l2_20000: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + }; + }; + + cpu13: cpu@20100 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x20100>; + enable-method =3D "psci"; + power-domains =3D <&cpu13_pd>, <&cpu_perf 2>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_20000>; + #cooling-cells =3D <2>; + }; + + cpu14: cpu@20200 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x20200>; + enable-method =3D "psci"; + power-domains =3D <&cpu14_pd>, <&cpu_perf 2>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_20000>; + #cooling-cells =3D <2>; + }; + + cpu15: cpu@20300 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x20300>; + enable-method =3D "psci"; + power-domains =3D <&cpu15_pd>, <&cpu_perf 2>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_20000>; + #cooling-cells =3D <2>; + }; + + cpu16: cpu@20400 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x20400>; + enable-method =3D "psci"; + power-domains =3D <&cpu16_pd>, <&cpu_perf 2>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_20000>; + #cooling-cells =3D <2>; + }; + + cpu17: cpu@20500 { + device_type =3D "cpu"; + compatible =3D "qcom,oryon-1-5"; + reg =3D <0x0 0x20500>; + enable-method =3D "psci"; + power-domains =3D <&cpu17_pd>, <&cpu_perf 2>; + power-domain-names =3D "psci", "perf"; + next-level-cache =3D <&l2_20000>; + #cooling-cells =3D <2>; + }; + + cpu-map { + cluster0 { + core0 { + cpu =3D <&cpu0>; + }; + + core1 { + cpu =3D <&cpu1>; + }; + + core2 { + cpu =3D <&cpu2>; + }; + + core3 { + cpu =3D <&cpu3>; + }; + + core4 { + cpu =3D <&cpu4>; + }; + + core5 { + cpu =3D <&cpu5>; + }; + }; + + cluster1 { + core0 { + cpu =3D <&cpu6>; + }; + + core1 { + cpu =3D <&cpu7>; + }; + + core2 { + cpu =3D <&cpu8>; + }; + + core3 { + cpu =3D <&cpu9>; + }; + + core4 { + cpu =3D <&cpu10>; + }; + + core5 { + cpu =3D <&cpu11>; + }; + }; + + cluster2 { + core0 { + cpu =3D <&cpu12>; + }; + + core1 { + cpu =3D <&cpu13>; + }; + + core2 { + cpu =3D <&cpu14>; + }; + + core3 { + cpu =3D <&cpu15>; + }; + + core4 { + cpu =3D <&cpu16>; + }; + + core5 { + cpu =3D <&cpu17>; + }; + }; + }; + + idle-states { + entry-method =3D "psci"; + + core_off_c4: cluster-c4 { + compatible =3D "arm,idle-state"; + idle-state-name =3D "retention"; + entry-latency-us =3D <93>; + exit-latency-us =3D <129>; + min-residency-us =3D <560>; + arm,psci-suspend-param =3D <0x00000003>; + }; + }; + + domain-idle-states { + cluster_pwr_dn: cluster-sleep-0 { + compatible =3D "domain-idle-state"; + arm,psci-suspend-param =3D <0x01000053>; + entry-latency-us =3D <2150>; + exit-latency-us =3D <1983>; + min-residency-us =3D <9144>; + }; + + domain_ss3: domain-sleep-0 { + compatible =3D "domain-idle-state"; + arm,psci-suspend-param =3D <0x02000153>; + entry-latency-us =3D <2800>; + exit-latency-us =3D <4400>; + min-residency-us =3D <10150>; + }; + }; + }; + + firmware: firmware { + scm { + compatible =3D "qcom,scm-nord", + "qcom,scm"; + qcom,dload-mode =3D <&tcsr 0x79000>; + }; + + pdp_scmi: scmi { + compatible =3D "arm,scmi"; + mboxes =3D <&pdp0_mbox 0>, + <&pdp0_mbox 11>, + <&pdp0_mbox 1>; + mbox-names =3D "tx", + "tx_reply", + "rx"; + shmem =3D <&pdp0_a2p>, + <&pdp0_p2a>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu_perf: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + }; + }; + + memory@80000000 { + device_type =3D "memory"; + /* Size will be updated by bootloader */ + reg =3D <0x0 0x80000000 0x0 0x0>; + }; + + psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + + cpu0_pd: power-domain-cpu0 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster0_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu1_pd: power-domain-cpu1 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster0_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu2_pd: power-domain-cpu2 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster0_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu3_pd: power-domain-cpu3 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster0_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu4_pd: power-domain-cpu4 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster0_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu5_pd: power-domain-cpu5 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster0_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu6_pd: power-domain-cpu6 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster1_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu7_pd: power-domain-cpu7 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster1_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu8_pd: power-domain-cpu8 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster1_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu9_pd: power-domain-cpu9 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster1_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu10_pd: power-domain-cpu10 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster1_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu11_pd: power-domain-cpu11 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster1_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu12_pd: power-domain-cpu12 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster2_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu13_pd: power-domain-cpu13 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster2_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu14_pd: power-domain-cpu14 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster2_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu15_pd: power-domain-cpu15 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster2_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu16_pd: power-domain-cpu16 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster2_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cpu17_pd: power-domain-cpu17 { + #power-domain-cells =3D <0>; + power-domains =3D <&cluster2_pd>; + domain-idle-states =3D <&core_off_c4>; + }; + + cluster0_pd: power-domain-cluster0 { + #power-domain-cells =3D <0>; + power-domains =3D <&system_pd>; + domain-idle-states =3D <&cluster_pwr_dn>; + }; + + cluster1_pd: power-domain-cluster1 { + #power-domain-cells =3D <0>; + power-domains =3D <&system_pd>; + domain-idle-states =3D <&cluster_pwr_dn>; + }; + + cluster2_pd: power-domain-cluster2 { + #power-domain-cells =3D <0>; + power-domains =3D <&system_pd>; + domain-idle-states =3D <&cluster_pwr_dn>; + }; + + system_pd: power-domain-system { + #power-domain-cells =3D <0>; + domain-idle-states =3D <&domain_ss3>; + }; + }; + + reserved_memory: reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + cpucp_scandump_mem: cpucp-scandump-region@80000000 { + reg =3D <0x0 0x80000000 0x0 0x800000>; + no-map; + }; + + tme_sail_mem: tme-sail-region@81ff0000 { + reg =3D <0x0 0x81ff0000 0x0 0x10000>; + no-map; + }; + + tz_sail_mailbox_mem: tz-sail-mailbox-region@82000000 { + reg =3D <0x0 0x82000000 0x0 0x8000>; + no-map; + }; + + sail_mailbox_mem: sail-mailbox-region@82008000 { + reg =3D <0x0 0x82008000 0x0 0x1f8000>; + no-map; + }; + + sail_ota_mem: sail-ota-region@82200000 { + reg =3D <0x0 0x82200000 0x0 0x5ff000>; + no-map; + }; + + sail_vdt_mem: sail-vdt-region@827ff000 { + reg =3D <0x0 0x827ff000 0x0 0x1000>; + no-map; + }; + + hyp_mem: hyp-region@82800000 { + reg =3D <0x0 0x82800000 0x0 0x2400000>; + no-map; + }; + + deepsleep_mem: deepsleep-region@84c00000 { + reg =3D <0x0 0x84c00000 0x0 0x800000>; + no-map; + }; + + deepsleep_backup_mem: deepsleep-backup-region@86a00000 { + reg =3D <0x0 0x86a00000 0x0 0x200000>; + no-map; + }; + + soccp_fe_vm_0: soccp-fe-vm-0-region@86c00000 { + reg =3D <0x0 0x86c00000 0x0 0xac000>; + no-map; + }; + + soccp_fe_vm_1: soccp-fe-vm-1-region@86cac000 { + reg =3D <0x0 0x86cac000 0x0 0x18d000>; + no-map; + }; + + soccp_fe_vm_2: soccp-fe-vm-2-region@86e39000 { + reg =3D <0x0 0x86e39000 0x0 0x1c7000>; + no-map; + }; + + tme_crash_dump_mem: tme-crash-dump-region@87000000 { + reg =3D <0x0 0x87000000 0x0 0xa0000>; + no-map; + }; + + tme_log_mem: tme-log-region@87140000 { + reg =3D <0x0 0x87140000 0x0 0x4000>; + no-map; + }; + + aop_cmd_db_p_mem: aop-cmd-db-p-region@87148000 { + compatible =3D "qcom,cmd-db"; + reg =3D <0x0 0x87148000 0x0 0x20000>; + no-map; + }; + + nsp_sync_buffer_mem: nsp-sync-buffer-region@871ff000 { + reg =3D <0x0 0x871ff000 0x0 0x1000>; + no-map; + }; + + ddr_training_checksum_data_mem: ddr-training-checksum-data-region@872000= 00 { + reg =3D <0x0 0x87200000 0x0 0x2000>; + no-map; + }; + + xbl_dtlog_mem: xbl-dtlog-region@87202000 { + reg =3D <0x0 0x87202000 0x0 0x60000>; + no-map; + }; + + xbl_ramdump_mem: xbl-ramdump-region@87262000 { + reg =3D <0x0 0x87262000 0x0 0x1c0000>; + no-map; + }; + + uefi_log: uefi-log@87442000 { + reg =3D <0x0 0x87442000 0x0 0x10000>; + no-map; + }; + + secdata_apss_mem: secdata-apss-region@87452000 { + reg =3D <0x0 0x87452000 0x0 0x1000>; + no-map; + }; + + antireplay_emulation_mem: antireplay-emulation-region@87453000 { + reg =3D <0x0 0x87453000 0x0 0x1000>; + no-map; + }; + + soccp_sdi_mem: soccp-sdi-region@87454000 { + reg =3D <0x0 0x87454000 0x0 0x40000>; + no-map; + }; + + hyp_mem_database_mem: hyp-mem-database-region@87494000 { + reg =3D <0x0 0x87494000 0x0 0x60000>; + no-map; + }; + + pmic_mini_dump_mem: pmic-mini-dump-region@874f4000 { + reg =3D <0x0 0x874f4000 0x0 0x80000>; + no-map; + }; + + qup_fw_mem: qup-fw-region@87574000 { + reg =3D <0x0 0x87574000 0x0 0x20000>; + no-map; + }; + + softsku_mem: softsku-region@87594000 { + reg =3D <0x0 0x87594000 0x0 0x9000>; + no-map; + }; + + resource_scheduler_mem: resource-scheduler-region@8759d000 { + reg =3D <0x0 0x8759d000 0x0 0x20000>; + no-map; + }; + + pdp_ns_mem: pdp-ns-mem-region@87600000 { + reg =3D <0x0 0x87600000 0x0 0x8000>, + <0x0 0x87609000 0x0 0x1f7000>; + no-map; + }; + + pdp0_p2a: scmi-shmem@87608000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0x87608000 0x0 0x80>; + no-map; + }; + + pdp0_a2p: scmi-shmem@87608180 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0x87608180 0x0 0x80>; + no-map; + }; + + tz_stat_mem: tz-stat-region@87a00000 { + reg =3D <0x0 0x87a00000 0x0 0x100000>; + no-map; + }; + + qdss_apps_mem: qdss-apps-region@87b00000 { + reg =3D <0x0 0x87b00000 0x0 0x2000000>; + no-map; + }; + + global_sync_mem: global-sync-region@89f00000 { + reg =3D <0x0 0x89f00000 0x0 0x400000>; + no-map; + }; + + tzffi_mem: tzffi-region@8a300000 { + compatible =3D "shared-dma-pool"; + reg =3D <0x0 0x8a300000 0x0 0x1400000>; + no-map; + }; + + gunyah_md_mem: gunyah-md-region@8b700000 { + reg =3D <0x0 0x8b700000 0x0 0x80000>; + no-map; + }; + + flashless_qntm_tool_mem: flashless-qntm-tool-region@8b780000 { + reg =3D <0x0 0x8b780000 0x0 0x182000>; + no-map; + }; + + ipa_fw_mem: ipa-fw-region@8bb00000 { + reg =3D <0x0 0x8bb00000 0x0 0x10000>; + no-map; + }; + + ipa_gsi_mem: ipa-gsi-region@8bb10000 { + reg =3D <0x0 0x8bb10000 0x0 0xa000>; + no-map; + }; + + gpu_microcode_mem: gpu-microcode-region@8bb1a000 { + reg =3D <0x0 0x8bb1a000 0x0 0x2000>; + no-map; + }; + + gpu_microcode_2_mem: gpu-microcode-2-region@8bb1c000 { + reg =3D <0x0 0x8bb1c000 0x0 0x2000>; + no-map; + }; + + soccp_mem: soccp-region@8bc00000 { + reg =3D <0x0 0x8bc00000 0x0 0x300000>; + no-map; + }; + + cvp_mem: cvp-region@8d100000 { + reg =3D <0x0 0x8d100000 0x0 0x800000>; + no-map; + }; + + cdsp0_mem: cdsp0-region@8d900000 { + reg =3D <0x0 0x8d900000 0x0 0x2300000>; + no-map; + }; + + cdsp1_mem: cdsp1-region@8fc00000 { + reg =3D <0x0 0x8fc00000 0x0 0x2300000>; + no-map; + }; + + cdsp2_mem: cdsp2-region@91f00000 { + reg =3D <0x0 0x91f00000 0x0 0x2300000>; + no-map; + }; + + cdsp3_mem: cdsp3-region@94200000 { + reg =3D <0x0 0x94200000 0x0 0x2300000>; + no-map; + }; + + hpass_dsp0_mem: hpass-dsp0-region@96500000 { + reg =3D <0x0 0x96500000 0x0 0x2800000>; + no-map; + }; + + hpass_dsp1_mem: hpass-dsp1-region@98d00000 { + reg =3D <0x0 0x98d00000 0x0 0x2800000>; + no-map; + }; + + hpass_dsp2_mem: hpass-dsp2-region@9b500000 { + reg =3D <0x0 0x9b500000 0x0 0x2800000>; + no-map; + }; + + q6_cdsp0_dtb_mem: q6-cdsp0-dtb-region@9dd00000 { + reg =3D <0x0 0x9dd00000 0x0 0x80000>; + no-map; + }; + + q6_cdsp1_dtb_mem: q6-cdsp1-dtb-region@9dd80000 { + reg =3D <0x0 0x9dd80000 0x0 0x80000>; + no-map; + }; + + q6_cdsp2_dtb_mem: q6-cdsp2-dtb-region@9de00000 { + reg =3D <0x0 0x9de00000 0x0 0x80000>; + no-map; + }; + + q6_cdsp3_dtb_mem: q6-cdsp3-dtb-region@9de80000 { + reg =3D <0x0 0x9de80000 0x0 0x80000>; + no-map; + }; + + hpass_dsp0_dtb_mem: hpass-dsp0-dtb-region@9df00000 { + reg =3D <0x0 0x9df00000 0x0 0x80000>; + no-map; + }; + + hpass_dsp1_dtb_mem: hpass-dsp1-dtb-region@9df80000 { + reg =3D <0x0 0x9df80000 0x0 0x80000>; + no-map; + }; + + hpass_dsp2_dtb_mem: hpass-dsp2-dtb-region@9e000000 { + reg =3D <0x0 0x9e000000 0x0 0x100000>; + no-map; + }; + + camera_icp_1_mem: camera-icp-1-region@9e100000 { + reg =3D <0x0 0x9e100000 0x0 0x800000>; + no-map; + }; + + camera_icp_2_mem: camera-icp-2-region@9e900000 { + reg =3D <0x0 0x9e900000 0x0 0x800000>; + no-map; + }; + + camera_qup_1_mem: camera-qup-1-region@9f100000 { + reg =3D <0x0 0x9f100000 0x0 0x200000>; + no-map; + }; + + camera_qup_2_mem: camera-qup-2-region@9f300000 { + reg =3D <0x0 0x9f300000 0x0 0x200000>; + no-map; + }; + + video_mem: video-region@9f500000 { + reg =3D <0x0 0x9f500000 0x0 0xc00000>; + no-map; + }; + + pil_umd_reserved: mdt-load-region@a0100000 { + reg =3D <0x0 0xa0100000 0x0 0x100000>; + no-map; + }; + + mm_dspq: mm-dspq-region@ba200000 { + reg =3D <0x0 0xba200000 0x0 0x200000>; + no-map; + }; + + display_config_reserved: display-config-region@ba400000 { + reg =3D <0x0 0xba400000 0x0 0xa00000>; + no-map; + }; + + mm_calibration_data_mem: mm-calibration-data-region@bae00000 { + reg =3D <0x0 0xbae00000 0x0 0x800000>; + no-map; + }; + + audio_config_mem: audio-config-region@bb600000 { + reg =3D <0x0 0xbb600000 0x0 0xa00000>; + no-map; + }; + + dare_tz_mem: dare-tz-region@bc000000 { + reg =3D <0x0 0xbc000000 0x0 0xa300000>; + no-map; + }; + + hpass_rpc_remote_heap_mem: hpass-rpc-remote-heap-region@d4600000 { + reg =3D <0x0 0xd4600000 0x0 0x800000>; + no-map; + }; + + mdf_mem: mdf-region@d4e00000 { + reg =3D <0x0 0xd4e00000 0x0 0x2000000>; + no-map; + }; + + firmware_mem: firmware-region@d6e00000 { + reg =3D <0x0 0xd6e00000 0x0 0x800000>; + no-map; + }; + + firmware_shared_mem: firmware-shared-region@d7650000 { + reg =3D <0x0 0xd7650000 0x0 0x180000>; + no-map; + }; + + firmware_logs_mem: firmware-logs-region@d77d0000 { + reg =3D <0x0 0xd77d0000 0x0 0x20000>; + no-map; + }; + + sail_p_mem: sail-p-region@8c0000000 { + reg =3D <0x8 0xc0000000 0x0 0x8000000>; + no-map; + }; + + reserved_mem2: reserved-region@8c8000000 { + reg =3D <0x8 0xc8000000 0x0 0x18000000>; + no-map; + }; + + dump_mem: mem-dump-region { + alloc-ranges =3D <0x0 0x00000000 0x0 0xffffffff>; + size =3D <0x0 0x79b0000>; + }; + }; + + soc: soc@0 { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + dma-ranges =3D <0 0 0 0 0x10 0>; + ranges =3D <0 0 0 0 0x10 0>; + + qupv3_2: geniqup@8c0000 { + compatible =3D "qcom,geni-se-qup"; + reg =3D <0x0 0x008c0000 0x0 0x2000>; + #address-cells =3D <2>; + #size-cells =3D <2>; + iommus =3D <&apps_smmu_0 0x15a3 0x0>; + ranges; + + i2c14: i2c@880000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00880000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi14: spi@880000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00880000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart14: serial@880000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00880000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c15: i2c@884000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00884000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi15: spi@884000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00884000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart15: serial@884000 { + compatible =3D "qcom,geni-debug-uart"; + reg =3D <0x0 0x00884000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c16: i2c@888000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00888000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi16: spi@888000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00888000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart16: serial@888000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00888000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c17: i2c@88c000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x0088c000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi17: spi@88c000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x0088c000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart17: serial@88c000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x0088c000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c18: i2c@890000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00890000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi18: spi@890000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00890000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart18: serial@890000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00890000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c19: i2c@894000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00894000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi19: spi@894000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00894000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart19: serial@894000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00894000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c20: i2c@898000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00898000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi20: spi@898000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00898000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart20: serial@898000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00898000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + }; + + qupv3_0: geniqup@9c0000 { + compatible =3D "qcom,geni-se-qup"; + reg =3D <0x0 0x009c0000 0x0 0x2000>; + #address-cells =3D <2>; + #size-cells =3D <2>; + iommus =3D <&apps_smmu_2 0x1003 0x0>; + ranges; + + i2c0: i2c@980000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00980000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi0: spi@980000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00980000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart0: serial@980000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00980000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c1: i2c@984000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00984000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi1: spi@984000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00984000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart1: serial@984000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00984000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c2: i2c@988000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00988000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi2: spi@988000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00988000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart2: serial@988000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00988000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c3: i2c@98c000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x0098c000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi3: spi@98c000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x0098c000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart3: serial@98c000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x0098c000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c4: i2c@990000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00990000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi4: spi@990000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00990000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart4: serial@990000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00990000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c5: i2c@994000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00994000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi5: spi@994000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00994000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart5: serial@994000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00994000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + }; + + qupv3_1: geniqup@ac0000 { + compatible =3D "qcom,geni-se-qup"; + reg =3D <0x0 0x00ac0000 0x0 0x2000>; + #address-cells =3D <2>; + #size-cells =3D <2>; + iommus =3D <&apps_smmu_2 0x1043 0x0>; + ranges; + + i2c7: i2c@a80000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a80000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi7: spi@a80000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a80000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart7: serial@a80000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00a80000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c8: i2c@a84000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a84000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi8: spi@a84000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a84000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart8: serial@a84000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00a84000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c9: i2c@a88000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a88000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart9: serial@a88000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00a88000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c10: i2c@a8c000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a8c000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart10: serial@a8c000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00a8c000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c11: i2c@a90000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a90000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi11: spi@a90000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a90000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart11: serial@a90000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00a90000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c12: i2c@a94000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a94000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi12: spi@a94000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a94000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart12: serial@a94000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00a94000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + i2c13: i2c@a98000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a98000 0x0 0x4000>; + interrupts =3D ; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi13: spi@a98000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a98000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + + uart13: serial@a98000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x00a98000 0x0 0x4000>; + interrupts =3D ; + + status =3D "disabled"; + }; + }; + + rng: rng@10c3000 { + compatible =3D "qcom,nord-trng", + "qcom,trng"; + reg =3D <0x0 0x010c3000 0x0 0x1000>; + }; + + ufs_mem_hc: ufshc@1d44000 { + compatible =3D "qcom,nord-ufshc", + "qcom,ufshc", + "jedec,ufs-2.0"; + reg =3D <0x0 0x01d44000 0x0 0x3000>, + <0x0 0x01d60000 0x0 0x15000>; + reg-names =3D "std", + "mcq"; + interrupts =3D ; + lanes-per-direction =3D <2>; + iommus =3D <&apps_smmu_0 0x14c0 0x0>; + dma-coherent; + msi-parent =3D <&gic_its 0x14c0>; + + status =3D "disabled"; + }; + + cryptobam: dma-controller@1dc4000 { + compatible =3D "qcom,bam-v1.7.4", "qcom,bam-v1.7.0"; + reg =3D <0x0 0x01dc4000 0x0 0x28000>; + interrupts =3D ; + #dma-cells =3D <1>; + iommus =3D <&apps_smmu_0 0x1689 0>; + qcom,ee =3D <0>; + qcom,num-ees =3D <4>; + num-channels =3D <20>; + qcom,controlled-remotely; + }; + + crypto: crypto@1dfa000 { + compatible =3D "qcom,nord-qce", "qcom,sm8150-qce", "qcom,qce"; + reg =3D <0x0 0x01dfa000 0x0 0x6000>; + dmas =3D <&cryptobam 4>, <&cryptobam 5>; + dma-names =3D "rx", "tx"; + iommus =3D <&apps_smmu_0 0x1689 0>; + + /* It stops nord-gearvm variant from booting to console */ + status =3D "disabled"; + }; + + tcsr_mutex: hwlock@1f40000 { + compatible =3D "qcom,tcsr-mutex"; + reg =3D <0x0 0x01f40000 0x0 0x20000>; + #hwlock-cells =3D <1>; + }; + + tcsr: syscon@1f60000 { + compatible =3D "qcom,nord-tcsr", + "syscon"; + reg =3D <0x0 0x01f60000 0x0 0xa0000>; + }; + + pdc: interrupt-controller@b220000 { + compatible =3D "qcom,nord-pdc", + "qcom,pdc"; + reg =3D <0x0 0x0b220000 0x0 0x10000>; + qcom,pdc-ranges =3D <0 745 43>, + <67 543 31>, + <98 609 32>, + <130 717 12>, + <142 251 5>, + <147 796 16>; + #interrupt-cells =3D <2>; + interrupt-parent =3D <&intc>; + interrupt-controller; + }; + + tsens0: thermal-sensor@c22c000 { + compatible =3D "qcom,nord-tsens", + "qcom,tsens-v2"; + reg =3D <0x0 0x0c22c000 0x0 0x1000>, + <0x0 0x0c222000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <16>; + #thermal-sensor-cells =3D <1>; + }; + + tsens1: thermal-sensor@c22d000 { + compatible =3D "qcom,nord-tsens", + "qcom,tsens-v2"; + reg =3D <0x0 0x0c22d000 0x0 0x1000>, + <0x0 0x0c223000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <16>; + #thermal-sensor-cells =3D <1>; + }; + + tsens2: thermal-sensor@c22e000 { + compatible =3D "qcom,nord-tsens", + "qcom,tsens-v2"; + reg =3D <0x0 0x0c22e000 0x0 0x1000>, + <0x0 0x0c224000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <16>; + #thermal-sensor-cells =3D <1>; + }; + + tsens3: thermal-sensor@c22f000 { + compatible =3D "qcom,nord-tsens", + "qcom,tsens-v2"; + reg =3D <0x0 0x0c22f000 0x0 0x1000>, + <0x0 0x0c225000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <16>; + #thermal-sensor-cells =3D <1>; + }; + + tsens4: thermal-sensor@c230000 { + compatible =3D "qcom,nord-tsens", + "qcom,tsens-v2"; + reg =3D <0x0 0x0c230000 0x0 0x1000>, + <0x0 0x0c226000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <16>; + #thermal-sensor-cells =3D <1>; + }; + + tsens5: thermal-sensor@c231000 { + compatible =3D "qcom,nord-tsens", + "qcom,tsens-v2"; + reg =3D <0x0 0x0c231000 0x0 0x1000>, + <0x0 0x0c227000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <16>; + #thermal-sensor-cells =3D <1>; + }; + + tsens6: thermal-sensor@c232000 { + compatible =3D "qcom,nord-tsens", + "qcom,tsens-v2"; + reg =3D <0x0 0x0c232000 0x0 0x1000>, + <0x0 0x0c228000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <16>; + #thermal-sensor-cells =3D <1>; + }; + + tsens7: thermal-sensor@c233000 { + compatible =3D "qcom,nord-tsens", + "qcom,tsens-v2"; + reg =3D <0x0 0x0c233000 0x0 0x1000>, + <0x0 0x0c229000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <16>; + #thermal-sensor-cells =3D <1>; + }; + + tlmm: pinctrl@f100000 { + compatible =3D "qcom,nord-tlmm"; + reg =3D <0x0 0x0f100000 0x0 0xc0000>; + interrupts =3D ; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + gpio-ranges =3D <&tlmm 0 0 181>; + wakeup-parent =3D <&pdc>; + }; + + apps_smmu_0: iommu@15a00000 { + compatible =3D "qcom,nord-smmu-500", + "qcom,smmu-500", + "arm,mmu-500"; + reg =3D <0x0 0x15a00000 0x0 0x100000>; + #iommu-cells =3D <2>; + #global-interrupts =3D <1>; + dma-coherent; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + }; + + apps_smmu_1: iommu@15c00000 { + compatible =3D "qcom,nord-smmu-500", + "qcom,smmu-500", + "arm,mmu-500"; + reg =3D <0x0 0x15c00000 0x0 0x100000>; + #iommu-cells =3D <2>; + #global-interrupts =3D <1>; + dma-coherent; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + }; + + apps_smmu_2: iommu@15e00000 { + compatible =3D "qcom,nord-smmu-500", + "qcom,smmu-500", + "arm,mmu-500"; + reg =3D <0x0 0x15e00000 0x0 0x100000>; + #iommu-cells =3D <2>; + #global-interrupts =3D <1>; + dma-coherent; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + }; + + intc: interrupt-controller@17000000 { + compatible =3D "arm,gic-v3"; + reg =3D <0x0 0x17000000 0x0 0x10000>, + <0x0 0x17080000 0x0 0x480000>; + interrupts =3D ; + #interrupt-cells =3D <3>; + interrupt-controller; + #redistributor-regions =3D <1>; + redistributor-stride =3D <0x0 0x40000>; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + gic_its: msi-controller@17040000 { + compatible =3D "arm,gic-v3-its"; + reg =3D <0x0 0x17040000 0x0 0x40000>; + msi-controller; + #msi-cells =3D <1>; + }; + }; + + pdp0_mbox: mailbox@17610000 { + compatible =3D "qcom,nord-cpucp-mbox", + "qcom,x1e80100-cpucp-mbox"; + reg =3D <0x0 0x17610000 0x0 0x4c08>, + <0x0 0x19980000 0x0 0x300>; + #mbox-cells =3D <1>; + interrupts =3D ; + }; + + memtimer: timer@17810000 { + compatible =3D "arm,armv7-timer-mem"; + reg =3D <0x0 0x17810000 0x0 0x1000>; + ranges =3D <0x0 0x0 0x0 0x20000000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + frame@17811000 { + reg =3D <0x17811000 0x1000>, + <0x17812000 0x1000>; + interrupts =3D , + ; + frame-number =3D <0>; + }; + + frame@17813000 { + reg =3D <0x17813000 0x1000>; + interrupts =3D ; + frame-number =3D <1>; + + status =3D "disabled"; + }; + + frame@17815000 { + reg =3D <0x17815000 0x1000>; + interrupts =3D ; + frame-number =3D <2>; + + status =3D "disabled"; + }; + + frame@17817000 { + reg =3D <0x17817000 0x1000>; + interrupts =3D ; + frame-number =3D <3>; + + status =3D "disabled"; + }; + + frame@17819000 { + reg =3D <0x17819000 0x1000>; + interrupts =3D ; + frame-number =3D <4>; + + status =3D "disabled"; + }; + + frame@1781b000 { + reg =3D <0x1781b000 0x1000>; + interrupts =3D ; + frame-number =3D <5>; + + status =3D "disabled"; + }; + + frame@1781d000 { + reg =3D <0x1781d000 0x1000>; + interrupts =3D ; + frame-number =3D <6>; + + status =3D "disabled"; + }; + }; + + watchdog@17826000 { + compatible =3D "qcom,apss-wdt-nord", + "qcom,kpss-wdt"; + reg =3D <0x0 0x17826000 0x0 0x1000>; + clocks =3D <&sleep_clk>; + interrupts =3D ; + }; + }; + + arch_timer: timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + ; + }; + + thermal_zones: thermal-zones { + ddr-0-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens0 0>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-0-0-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens0 1>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-0-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens0 2>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-0-2-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens0 3>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-0-3-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens0 4>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-0-4-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens0 5>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-0-5-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens0 6>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpullc-0-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens0 7>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-1-0-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens0 8>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-1-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens0 9>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-1-2-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens0 10>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-1-3-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens0 11>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-1-4-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens0 12>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-1-5-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens0 13>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpullc-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens0 14>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + ddr-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens0 15>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + ddr-0-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens1 0>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-0-0-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens1 1>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-0-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens1 2>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-0-2-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens1 3>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-0-3-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens1 4>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-0-4-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens1 5>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-0-5-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens1 6>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpullc-0-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens1 7>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-1-0-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens1 8>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-1-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens1 9>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-1-2-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens1 10>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-1-3-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens1 11>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-1-4-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens1 12>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-1-5-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens1 13>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpullc-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens1 14>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + ddr-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens1 15>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + amux-2-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens2 0>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-2-0-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens2 1>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-2-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens2 2>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-2-2-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens2 3>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-2-3-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens2 4>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-2-4-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens2 5>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-2-5-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens2 6>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpullc-2-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens2 7>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + audhvx-0-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens2 8>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + audhmx-0-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens2 9>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + audhvx-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens2 10>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + audhmx-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens2 11>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + audhvx-2-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens2 12>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + audhmx-2-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens2 13>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + pcie-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens2 15>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + amux-3-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens3 0>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-2-0-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens3 1>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-2-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens3 2>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-2-2-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens3 3>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-2-3-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens3 4>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-2-4-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens3 5>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpu-2-5-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens3 6>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <125000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cpullc-2-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens3 7>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + audhvx-0-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens3 8>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + audhmx-0-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens3 9>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + audhvx-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens3 10>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + audhmx-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens3 11>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + audhvx-2-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens3 12>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + audhmx-2-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens3 13>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + pcie-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens3 15>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsphvx-0-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens4 0>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsphvx-0-2-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens4 1>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsp-0-0-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens4 2>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsp-0-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens4 3>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsphvx-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens4 4>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsphvx-1-2-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens4 5>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsp-1-0-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens4 6>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsp-1-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens4 7>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsphvx-2-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens4 8>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsphvx-2-2-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens4 9>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsp-2-0-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens4 10>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsp-2-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens4 11>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsphvx-3-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens4 12>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsphvx-3-2-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens4 13>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsp-3-0-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens4 14>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsp-3-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens4 15>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsphvx-0-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens5 0>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsphvx-0-3-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens5 1>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsp-0-0-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens5 2>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsp-0-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens5 3>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsphvx-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens5 4>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsphvx-1-3-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens5 5>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsp-1-0-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens5 6>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsp-1-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens5 7>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsphvx-2-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens5 8>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsphvx-2-3-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens5 9>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsp-2-0-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens5 10>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsp-2-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens5 11>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsphvx-3-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens5 12>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsphvx-3-3-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens5 13>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsp-3-0-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens5 14>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + nsp-3-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens5 15>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + amux-6-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens6 0>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpuss-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens6 1>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpuss-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens6 2>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpuss-2-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens6 3>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpu-0-0-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens6 4>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpuss-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens6 5>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpuss-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens6 6>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cv-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens6 7>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + video-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens6 8>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + camera-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens6 9>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + ddr-2-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens6 10>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + ddr-3-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens6 11>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpuss-0-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens6 12>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpuss-1-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens6 13>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpuss-2-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens6 14>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpu-0-1-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens6 15>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + amux-7-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens7 0>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpuss-0-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens7 1>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpuss-1-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens7 2>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpuss-2-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens7 3>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpu-0-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens7 4>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpuss-1-2-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens7 5>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpu-1-0-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens7 6>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + cv-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens7 7>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + video-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens7 8>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + camera-2-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens7 9>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + ddr-2-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens7 10>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + ddr-3-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens7 11>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpuss-0-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens7 12>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpuss-1-0-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens7 13>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpuss-2-0-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens7 14>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + + gpu-0-0-1-thermal { + polling-delay-passive =3D <0>; + polling-delay =3D <0>; + thermal-sensors =3D <&tsens7 15>; + + trips { + trip-point0 { + temperature =3D <105000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + + trip-point1 { + temperature =3D <115000>; + hysteresis =3D <10000>; + type =3D "passive"; + }; + }; + }; + }; +}; --=20 2.43.0 From nobody Sat Sep 26 23:52:45 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B9B6912CDA5 for ; Fri, 28 Aug 2026 03:50:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787889052; cv=none; b=AOJxTXHjNcZLrZEdUgYvkd9pgPiEiAkVXGJl9lB59nFVP5SqJSh87Xys6Q7xgprmWsykxUU3g1bzGHx8SbWUZ9tW7crdorIt2tX8eA/qYp40VB0lflXAYwCb3DqhHUPIEbLV64F5VeDOe1pvnnVgQLwiZfd8Xzgmc5dkvayGBM0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787889052; c=relaxed/simple; bh=ZxM8zSf7CqdmXuIw7I1lt4kWkn9q00mmypAdP3McCHs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=HAZIUgH5F2O78xaUXU14QrBxUO7O9wBeVXO5oexJLQc66JCFYvW4lW9jsepppGzqT+Tg4hdt40GO3EOvKBIyfLNJJHvUyqT/oJsC5kv+sL2aFoVYEkejzhdd8+YTHaH0qux11rX+ixs62rAfxFYLXFMPE3ohGin6IJZtkYxDgnk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ViKFNWRI; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=c6IHKSGc; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ViKFNWRI"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="c6IHKSGc" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67S3JmEc2145437 for ; Fri, 28 Aug 2026 03:50:47 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=ACTv52GtA+8 KSN/sdUfNAb1t/LkIrWgLHUNF/frjgDg=; b=ViKFNWRIgE/7Ed1hGz38AXpUDtk 9rZfvit7kaYiROwRSr4xPN+gqGpWxSM3MYvJcgGPNeQLK0N4Y0XZyDMUL4Cst9IE F8t9sRwuMu2kNBf6qjJxF7wOwdJu1HJS9zzz1LzMzlmGKviHHlYl6F3u0NLXuuX5 Hli/Lw7MeKy7C2uQJhmNVBv+oTq3JJBMV2TQz1y2xBChKUgv7vELC62jHZPMIKfr /+bZgk4L+cW/QWRtltevJOH0Ly1HJU0F6r+PWJYCLX6vXpzsH3QcoVLvUPszRlrC w1XinQ4MLj6nJe1EQssuEh8KZo1T9yQGr7Q5gqnlGCa1hWmmhjXqXCv/zoQ== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4garn0jh13-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 28 Aug 2026 03:50:46 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-3965ba1ba3eso912742a91.2 for ; Thu, 27 Aug 2026 20:50:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1787889046; x=1788493846; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=ACTv52GtA+8KSN/sdUfNAb1t/LkIrWgLHUNF/frjgDg=; b=c6IHKSGclrSzilHhZ0BOekijIcH3C0cTto3VdSg1+JuAQCpvS7cUR9vGzcg8eZ6X4u uteclIO+muoy7eRCj0Inp9l5UAxtKotTo/D9vf6orLtTpzfqFu7Rte9OtRa3aWbtCQB4 8S4NUJuDQaGVoNVZl9IqtgdMCmM6bW9w9jHWcLAAFqsr8mVYKhIqnaZ/r8CC5RjcVEel NbsFj0MaAjo1VnwmHiyhL/TsCIMJG7Ehbk2WV0czjnogSb+H7Vy+lgTEqwHHAM1LSMh5 +0Wv2Z4sphmdffwOqRlQiX7GEu4z1nHBR2MOE2MbNbDxFDDviOSC02MqVyp32y0mRoA4 PBNw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787889046; x=1788493846; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=ACTv52GtA+8KSN/sdUfNAb1t/LkIrWgLHUNF/frjgDg=; b=huZrIq7E3O42TNdVebLPtUUdWQInjZRRiXBDO1HLKM5NVsc1mwsfH0zISBrq4dx+H8 3WzJFfYhUVJARV+wgPql7l9bo/zdyL9sWxwFwWCq7TXsR/cUgLvua4Z9iV/ZmS5LKv6F LrA5+AQlzTMt3SpmOAkh4ZiBZG81I8GNIeV+2K38jOY6Av1ufT8pJLbil7iiNHrwYGYa 53BXbixyzasUnD+W0yV+M7oBYvk4Zkgb1EDjrDTaaKV813oYtxW7dqxFB2v5nADT89L8 0IAw/R9MNXqOAGu9aJ2X1a/t8ApWDosmQ6S2kjUJt5EBpdmWpkannFbMrnclC/akGaVG 77Ew== X-Forwarded-Encrypted: i=1; AHgh+RoIBINd2T1EWpXOHJlU1ay4YWuCoRm+W1nAN/e8D/0gTOw5fZkK5PwjLVjHMpNfPpl9qHmQj9V38BRIonc=@vger.kernel.org X-Gm-Message-State: AFuF++nwXoEiSge/XvpHXSnpXhYFcoKn6b408OslWF8V3uGaFbu6xv97 nQe/sU9CmjRQFCEkrAS4LnC9CwX0hWEKmhOnl1/eN3kykFNrGiZrE27fAOibcpFKO91T8XS9LkZ mhFMKjh/wf++mcMsfRzWrLEnxhfIGIOGB+mkKaPUPm6l1F5rZvatBzS4iuB3Szkn23jA= X-Gm-Gg: AR+sD10ZgVR+qXJa7s66sonNv8cxp6YN4z8v3X4LKxsuVy/+l0G19sK4ZsasrBq3o0I zrlqEcLC18UAqbI1VOdicjszB1tPp8b7+CgE8qGZH4BPE4I5lzlr2sY5VrqMUJ0+pXDb18tFXkQ zwS2V6lnsIaCiBjwu8uIL75FNDAFfuh5p8cFf5/TM5YjciX1iNTvX+9Uv/NDHNB57AKJUWOXwX2 /mdJantm4fCyqkfOzTVjt754Zyb4+WsSjj6CO9PkH7uah2SLXWr+2Z3tOucvDuwK11m3+NUbSBX DgK6aHV3GDg1m+8yCpvncpHPGhSqsk9WbZeLSfdkikhRfTtWABe2Q5HvodzsnGQfvQcXOkJSmcJ PT49zoHYY0ta8Q49KChbRgWmmTb88OGr6YabBzOROqrG0SVY/ATB9mW4Xwdxk X-Received: by 2002:a17:90b:6c5:b0:38e:bbf1:de3f with SMTP id 98e67ed59e1d1-396d0f9d0famr8175308a91.12.1787889045163; Thu, 27 Aug 2026 20:50:45 -0700 (PDT) X-Received: by 2002:a17:90b:6c5:b0:38e:bbf1:de3f with SMTP id 98e67ed59e1d1-396d0f9d0famr8175123a91.12.1787889044202; Thu, 27 Aug 2026 20:50:44 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3286f995e60sm1133357eec.22.2026.08.27.20.50.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Aug 2026 20:50:43 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Deepti Jaggi , Mukesh Savaliya , Yadu M G , Kuldeep Singh , Abel Vesa , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Bartosz Golaszewski , Shawn Guo Subject: [PATCH v13 2/6] arm64: dts: qcom: Add device tree for Nord GearVM variant Date: Fri, 28 Aug 2026 11:49:54 +0800 Message-ID: <20260828034958.3165-3-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260828034958.3165-1-shengchao.guo@oss.qualcomm.com> References: <20260828034958.3165-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODI4MDAyOSBTYWx0ZWRfX2yQnOW1g/3Vm lZyTY7hBYGKZ17RubwcZIicx2MU22DZqiFql+Uan/YpOz7eWrhVZU4cfPTmoi9jTLM4WekBwcZg iYb1cbQZTVwOCon4x4IFUuggEKa2ZF5YFKtkrO+NtnmFUh38bms+0L6WpS8rT+gnlcQh0mmRR1o LpxZRa+2aDAjd8lwwQ+KY7dVWwSGib/JzrRHUHGAiZQ1OjMp1kJxIQ/KJKvxj0YWxmeUt3ttzVJ i4GZxqn9Oe2hZ2w9wlx4tWxP01TxtSDOhhe4UQ5MLU7o2x/eivApFPPnZTqpYJPs3tU5ty0kP8O aA1vcMK0+15KSZ6/WIirZxnyDo3ZU4TKuLaohnJwiqmVBxEg2DjMudqXsCdj4Y0tUcmkiCTIa9/ 0vJtzhh/Y87aWwRJTNEurBwY3X7t544tfHlWKGsLAoFRFXdx1HDmGIvOetoQs2QnHMo6KBZX/mZ uQ7D70pznBDCp/pNXUw== X-Proofpoint-GUID: YF9GNWKGc8JIz6c14NuJGT9zN4GK6IKa X-Authority-Analysis: v=2.4 cv=C+3ZDwP+ c=1 sm=1 tr=0 ts=6a910597 cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=C7SS7-jxath9lZw70LYA:9 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-ORIG-GUID: YF9GNWKGc8JIz6c14NuJGT9zN4GK6IKa X-Proofpoint-Spam-Info: AW1haW4tMjYwODI4MDAyOSBTYWx0ZWRfX3oHcDvoUfj2R xCsOyL98KI5XTM9PWR/13xlpyR1jrakxgKgEU+f5M6RPW1dvjo5RD2L7fCSMiEmK6EU4LgKPe7j JSUuxn/dQu6+HHBqdqC2/HQQGAIza+8= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-28_01,2026-08-27_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 lowpriorityscore=0 suspectscore=0 adultscore=0 phishscore=0 priorityscore=1501 spamscore=0 impostorscore=0 malwarescore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608280029 Content-Type: text/plain; charset="utf-8" From: Deepti Jaggi Add SoC-level device tree include for Nord GearVM variant, where a VM controls platform resources (clocks, regulators, powerdomains, etc.) as SCMI server. It currently covers: - 64 SCMI shared memory regions reserved at 0xd7600000-0xd763f000 for SMC-based firmware communication channels - Three QUPV3 GENI SE QUP blocks (qupv3_0/1/2) with I2C/SPI/UART controllers using SCMI power and performance domains via scmi9/10/11 - UFS host controller with SCMI power domain via scmi3 Signed-off-by: Deepti Jaggi Reviewed-by: Bartosz Golaszewski Reviewed-by: Abel Vesa Signed-off-by: Shawn Guo --- arch/arm64/boot/dts/qcom/nord-gearvm.dtsi | 2848 +++++++++++++++++++++ 1 file changed, 2848 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/nord-gearvm.dtsi diff --git a/arch/arm64/boot/dts/qcom/nord-gearvm.dtsi b/arch/arm64/boot/dt= s/qcom/nord-gearvm.dtsi new file mode 100644 index 000000000000..5514f9a6f49f --- /dev/null +++ b/arch/arm64/boot/dts/qcom/nord-gearvm.dtsi @@ -0,0 +1,2848 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include "nord.dtsi" + +&firmware { + scmi0: scmi-0 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem0>; + /* We expect the bootloader to update the IRQ number */ + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi0_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi0_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi0_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi1: scmi-1 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem1>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi1_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi1_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi1_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi2: scmi-2 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem2>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi2_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi2_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi2_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi3: scmi-3 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem3>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi3_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi3_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi3_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi4: scmi-4 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem4>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi4_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi4_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi4_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi5: scmi-5 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem5>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi5_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi5_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi5_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi6: scmi-6 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem6>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi6_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi6_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi6_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi7: scmi-7 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem7>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi7_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi7_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi7_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi8: scmi-8 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem8>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi8_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi8_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi8_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi9: scmi-9 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem9>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi9_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi9_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi9_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi10: scmi-10 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem10>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi10_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi10_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi10_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi11: scmi-11 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem11>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi11_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi11_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi11_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi12: scmi-12 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem12>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi12_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi12_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi12_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi13: scmi-13 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem13>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi13_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi13_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi13_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi14: scmi-14 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem14>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi14_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi14_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi14_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi15: scmi-15 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem15>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi15_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi15_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi15_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi16: scmi-16 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem16>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi16_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi16_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi16_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi17: scmi-17 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem17>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi17_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi17_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi17_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi18: scmi-18 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem18>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi18_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi18_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi18_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi19: scmi-19 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem19>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi19_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi19_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi19_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi20: scmi-20 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem20>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi20_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi20_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi20_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi21: scmi-21 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem21>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi21_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi21_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi21_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi22: scmi-22 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem22>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi22_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi22_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi22_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi23: scmi-23 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem23>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi23_sensor: protocol@15 { + reg =3D <0x15>; + #thermal-sensor-cells =3D <1>; + }; + }; + + scmi24: scmi-24 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem24>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi24_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi24_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi24_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi25: scmi-25 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem25>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi25_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi25_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi25_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi26: scmi-26 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem26>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi26_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi26_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi26_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi27: scmi-27 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem27>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi27_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi27_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi27_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi28: scmi-28 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem28>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi28_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi28_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi28_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi29: scmi-29 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem29>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi29_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi29_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi29_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi30: scmi-30 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem30>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi30_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi30_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi30_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi31: scmi-31 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem31>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi31_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi31_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi31_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi32: scmi-32 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem32>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi32_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi32_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi32_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi33: scmi-33 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem33>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi33_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi33_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi33_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi34: scmi-34 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem34>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi34_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi34_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi34_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi35: scmi-35 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem35>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi35_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi35_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi35_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi36: scmi-36 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem36>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi36_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi36_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi36_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi37: scmi-37 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem37>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi37_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi37_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi37_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi38: scmi-38 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem38>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi38_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi38_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi38_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi39: scmi-39 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem39>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi39_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi39_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi39_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi40: scmi-40 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem40>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi40_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi40_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi40_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi41: scmi-41 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem41>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi41_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi41_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi41_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi42: scmi-42 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem42>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi42_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi42_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi42_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi43: scmi-43 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem43>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi43_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi43_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi43_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi44: scmi-44 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem44>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi44_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi44_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi44_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi45: scmi-45 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem45>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi45_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi45_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi45_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi46: scmi-46 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem46>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi46_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi46_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi46_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi47: scmi-47 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem47>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi47_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi47_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi47_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi48: scmi-48 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem48>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi48_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi48_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi48_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi49: scmi-49 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem49>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi49_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi49_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi49_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi50: scmi-50 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem50>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi50_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi50_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi50_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi51: scmi-51 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem51>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi51_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi51_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi51_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi52: scmi-52 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem52>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi52_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi52_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi52_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi53: scmi-53 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem53>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi53_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi53_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi53_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi54: scmi-54 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem54>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi54_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi54_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi54_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi55: scmi-55 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem55>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi55_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi55_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi55_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi56: scmi-56 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem56>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi56_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi56_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi56_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi57: scmi-57 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem57>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi57_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi57_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi57_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi58: scmi-58 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem58>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi58_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi58_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi58_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi59: scmi-59 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem59>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi59_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi59_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi59_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi60: scmi-60 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem60>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi60_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi60_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi60_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi61: scmi-61 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem61>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi61_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi61_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi61_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi62: scmi-62 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem62>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi62_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi62_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi62_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; + + scmi63: scmi-63 { + compatible =3D "qcom,scmi-smc"; + arm,smc-id =3D <0xc6008012>; + shmem =3D <&shmem63>; + interrupts =3D ; + interrupt-names =3D "a2p"; + #address-cells =3D <1>; + #size-cells =3D <0>; + arm,max-msg =3D <10>; + arm,max-msg-size =3D <256>; + arm,max-rx-timeout-ms =3D <3000>; + + status =3D "disabled"; + + scmi63_pd: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + }; + + scmi63_dvfs: protocol@13 { + reg =3D <0x13>; + #power-domain-cells =3D <1>; + }; + + scmi63_rst: protocol@16 { + reg =3D <0x16>; + #reset-cells =3D <1>; + }; + }; +}; + +&i2c0 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 0>, + <&scmi9_dvfs 0>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c1 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 1>, + <&scmi9_dvfs 1>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c2 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 2>, + <&scmi9_dvfs 2>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c3 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 3>, + <&scmi9_dvfs 3>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c4 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 4>, + <&scmi9_dvfs 4>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c5 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 5>, + <&scmi9_dvfs 5>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c7 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 7>, + <&scmi9_dvfs 7>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c8 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 8>, + <&scmi9_dvfs 8>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c9 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 9>, + <&scmi9_dvfs 9>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c10 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 10>, + <&scmi9_dvfs 10>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c11 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 11>, + <&scmi9_dvfs 11>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c12 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 12>, + <&scmi9_dvfs 12>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c13 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 13>, + <&scmi9_dvfs 13>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c14 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 14>, + <&scmi9_dvfs 14>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c15 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 15>, + <&scmi9_dvfs 15>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c16 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 16>, + <&scmi9_dvfs 16>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c17 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 17>, + <&scmi9_dvfs 17>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c18 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 18>, + <&scmi9_dvfs 18>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c19 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 19>, + <&scmi9_dvfs 19>; + power-domain-names =3D "power", + "perf"; +}; + +&i2c20 { + compatible =3D "qcom,sa8797p-geni-i2c", + "qcom,sa8255p-geni-i2c"; + power-domains =3D <&scmi9_pd 20>, + <&scmi9_dvfs 20>; + power-domain-names =3D "power", + "perf"; +}; + +&qupv3_0 { + compatible =3D "qcom,sa8797p-geni-se-qup", + "qcom,sa8255p-geni-se-qup"; +}; + +&qupv3_1 { + compatible =3D "qcom,sa8797p-geni-se-qup", + "qcom,sa8255p-geni-se-qup"; +}; + +&qupv3_2 { + compatible =3D "qcom,sa8797p-geni-se-qup", + "qcom,sa8255p-geni-se-qup"; +}; + +&reserved_memory { + shmem0: scmi-shmem@d7600000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7600000 0x0 0x1000>; + no-map; + }; + + shmem1: scmi-shmem@d7601000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7601000 0x0 0x1000>; + no-map; + }; + + shmem2: scmi-shmem@d7602000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7602000 0x0 0x1000>; + no-map; + }; + + shmem3: scmi-shmem@d7603000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7603000 0x0 0x1000>; + no-map; + }; + + shmem4: scmi-shmem@d7604000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7604000 0x0 0x1000>; + no-map; + }; + + shmem5: scmi-shmem@d7605000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7605000 0x0 0x1000>; + no-map; + }; + + shmem6: scmi-shmem@d7606000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7606000 0x0 0x1000>; + no-map; + }; + + shmem7: scmi-shmem@d7607000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7607000 0x0 0x1000>; + no-map; + }; + + shmem8: scmi-shmem@d7608000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7608000 0x0 0x1000>; + no-map; + }; + + shmem9: scmi-shmem@d7609000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7609000 0x0 0x1000>; + no-map; + }; + + shmem10: scmi-shmem@d760a000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd760a000 0x0 0x1000>; + no-map; + }; + + shmem11: scmi-shmem@d760b000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd760b000 0x0 0x1000>; + no-map; + }; + + shmem12: scmi-shmem@d760c000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd760c000 0x0 0x1000>; + no-map; + }; + + shmem13: scmi-shmem@d760d000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd760d000 0x0 0x1000>; + no-map; + }; + + shmem14: scmi-shmem@d760e000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd760e000 0x0 0x1000>; + no-map; + }; + + shmem15: scmi-shmem@d760f000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd760f000 0x0 0x1000>; + no-map; + }; + + shmem16: scmi-shmem@d7610000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7610000 0x0 0x1000>; + no-map; + }; + + shmem17: scmi-shmem@d7611000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7611000 0x0 0x1000>; + no-map; + }; + + shmem18: scmi-shmem@d7612000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7612000 0x0 0x1000>; + no-map; + }; + + shmem19: scmi-shmem@d7613000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7613000 0x0 0x1000>; + no-map; + }; + + shmem20: scmi-shmem@d7614000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7614000 0x0 0x1000>; + no-map; + }; + + shmem21: scmi-shmem@d7615000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7615000 0x0 0x1000>; + no-map; + }; + + shmem22: scmi-shmem@d7616000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7616000 0x0 0x1000>; + no-map; + }; + + shmem23: scmi-shmem@d7617000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7617000 0x0 0x1000>; + no-map; + }; + + shmem24: scmi-shmem@d7618000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7618000 0x0 0x1000>; + no-map; + }; + + shmem25: scmi-shmem@d7619000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7619000 0x0 0x1000>; + no-map; + }; + + shmem26: scmi-shmem@d761a000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd761a000 0x0 0x1000>; + no-map; + }; + + shmem27: scmi-shmem@d761b000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd761b000 0x0 0x1000>; + no-map; + }; + + shmem28: scmi-shmem@d761c000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd761c000 0x0 0x1000>; + no-map; + }; + + shmem29: scmi-shmem@d761d000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd761d000 0x0 0x1000>; + no-map; + }; + + shmem30: scmi-shmem@d761e000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd761e000 0x0 0x1000>; + no-map; + }; + + shmem31: scmi-shmem@d761f000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd761f000 0x0 0x1000>; + no-map; + }; + + shmem32: scmi-shmem@d7620000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7620000 0x0 0x1000>; + no-map; + }; + + shmem33: scmi-shmem@d7621000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7621000 0x0 0x1000>; + no-map; + }; + + shmem34: scmi-shmem@d7622000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7622000 0x0 0x1000>; + no-map; + }; + + shmem35: scmi-shmem@d7623000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7623000 0x0 0x1000>; + no-map; + }; + + shmem36: scmi-shmem@d7624000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7624000 0x0 0x1000>; + no-map; + }; + + shmem37: scmi-shmem@d7625000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7625000 0x0 0x1000>; + no-map; + }; + + shmem38: scmi-shmem@d7626000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7626000 0x0 0x1000>; + no-map; + }; + + shmem39: scmi-shmem@d7627000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7627000 0x0 0x1000>; + no-map; + }; + + shmem40: scmi-shmem@d7628000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7628000 0x0 0x1000>; + no-map; + }; + + shmem41: scmi-shmem@d7629000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7629000 0x0 0x1000>; + no-map; + }; + + shmem42: scmi-shmem@d762a000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd762a000 0x0 0x1000>; + no-map; + }; + + shmem43: scmi-shmem@d762b000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd762b000 0x0 0x1000>; + no-map; + }; + + shmem44: scmi-shmem@d762c000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd762c000 0x0 0x1000>; + no-map; + }; + + shmem45: scmi-shmem@d762d000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd762d000 0x0 0x1000>; + no-map; + }; + + shmem46: scmi-shmem@d762e000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd762e000 0x0 0x1000>; + no-map; + }; + + shmem47: scmi-shmem@d762f000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd762f000 0x0 0x1000>; + no-map; + }; + + shmem48: scmi-shmem@d7630000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7630000 0x0 0x1000>; + no-map; + }; + + shmem49: scmi-shmem@d7631000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7631000 0x0 0x1000>; + no-map; + }; + + shmem50: scmi-shmem@d7632000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7632000 0x0 0x1000>; + no-map; + }; + + shmem51: scmi-shmem@d7633000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7633000 0x0 0x1000>; + no-map; + }; + + shmem52: scmi-shmem@d7634000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7634000 0x0 0x1000>; + no-map; + }; + + shmem53: scmi-shmem@d7635000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7635000 0x0 0x1000>; + no-map; + }; + + shmem54: scmi-shmem@d7636000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7636000 0x0 0x1000>; + no-map; + }; + + shmem55: scmi-shmem@d7637000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7637000 0x0 0x1000>; + no-map; + }; + + shmem56: scmi-shmem@d7638000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7638000 0x0 0x1000>; + no-map; + }; + + shmem57: scmi-shmem@d7639000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd7639000 0x0 0x1000>; + no-map; + }; + + shmem58: scmi-shmem@d763a000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd763a000 0x0 0x1000>; + no-map; + }; + + shmem59: scmi-shmem@d763b000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd763b000 0x0 0x1000>; + no-map; + }; + + shmem60: scmi-shmem@d763c000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd763c000 0x0 0x1000>; + no-map; + }; + + shmem61: scmi-shmem@d763d000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd763d000 0x0 0x1000>; + no-map; + }; + + shmem62: scmi-shmem@d763e000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd763e000 0x0 0x1000>; + no-map; + }; + + shmem63: scmi-shmem@d763f000 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x0 0xd763f000 0x0 0x1000>; + no-map; + }; +}; + +&spi0 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 0>, + <&scmi10_dvfs 0>; + power-domain-names =3D "power", + "perf"; +}; + +&spi1 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 1>, + <&scmi10_dvfs 1>; + power-domain-names =3D "power", + "perf"; +}; + +&spi2 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 2>, + <&scmi10_dvfs 2>; + power-domain-names =3D "power", + "perf"; +}; + +&spi3 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 3>, + <&scmi10_dvfs 3>; + power-domain-names =3D "power", + "perf"; +}; + +&spi4 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 4>, + <&scmi10_dvfs 4>; + power-domain-names =3D "power", + "perf"; +}; + +&spi5 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 5>, + <&scmi10_dvfs 5>; + power-domain-names =3D "power", + "perf"; +}; + +&spi7 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 7>, + <&scmi10_dvfs 7>; + power-domain-names =3D "power", + "perf"; +}; + +&spi8 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 8>, + <&scmi10_dvfs 8>; + power-domain-names =3D "power", + "perf"; +}; + +&spi11 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 11>, + <&scmi10_dvfs 11>; + power-domain-names =3D "power", + "perf"; +}; + +&spi12 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 12>, + <&scmi10_dvfs 12>; + power-domain-names =3D "power", + "perf"; +}; + +&spi13 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 13>, + <&scmi10_dvfs 13>; + power-domain-names =3D "power", + "perf"; +}; + +&spi14 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 14>, + <&scmi10_dvfs 14>; + power-domain-names =3D "power", + "perf"; +}; + +&spi15 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 15>, + <&scmi10_dvfs 15>; + power-domain-names =3D "power", + "perf"; +}; + +&spi16 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 16>, + <&scmi10_dvfs 16>; + power-domain-names =3D "power", + "perf"; +}; + +&spi17 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 17>, + <&scmi10_dvfs 17>; + power-domain-names =3D "power", + "perf"; +}; + +&spi18 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 18>, + <&scmi10_dvfs 18>; + power-domain-names =3D "power", + "perf"; +}; + +&spi19 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 19>, + <&scmi10_dvfs 19>; + power-domain-names =3D "power", + "perf"; +}; + +&spi20 { + compatible =3D "qcom,sa8797p-geni-spi", + "qcom,sa8255p-geni-spi"; + power-domains =3D <&scmi10_pd 20>, + <&scmi10_dvfs 20>; + power-domain-names =3D "power", + "perf"; +}; + +&uart0 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 0>, + <&scmi11_dvfs 0>; + power-domain-names =3D "power", + "perf"; +}; + +&uart1 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 1>, + <&scmi11_dvfs 1>; + power-domain-names =3D "power", + "perf"; +}; + +&uart2 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 2>, + <&scmi11_dvfs 2>; + power-domain-names =3D "power", + "perf"; +}; + +&uart3 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 3>, + <&scmi11_dvfs 3>; + power-domain-names =3D "power", + "perf"; +}; + +&uart4 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 4>, + <&scmi11_dvfs 4>; + power-domain-names =3D "power", + "perf"; +}; + +&uart5 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 5>, + <&scmi11_dvfs 5>; + power-domain-names =3D "power", + "perf"; +}; + +&uart7 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 7>, + <&scmi11_dvfs 7>; + power-domain-names =3D "power", + "perf"; +}; + +&uart8 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 8>, + <&scmi11_dvfs 8>; + power-domain-names =3D "power", + "perf"; +}; + +&uart9 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 9>, + <&scmi11_dvfs 9>; + power-domain-names =3D "power", + "perf"; +}; + +&uart10 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 10>, + <&scmi11_dvfs 10>; + power-domain-names =3D "power", + "perf"; +}; + +&uart11 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 11>, + <&scmi11_dvfs 11>; + power-domain-names =3D "power", + "perf"; +}; + +&uart12 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 12>, + <&scmi11_dvfs 12>; + power-domain-names =3D "power", + "perf"; +}; + +&uart13 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 13>, + <&scmi11_dvfs 13>; + power-domain-names =3D "power", + "perf"; +}; + +&uart14 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 14>, + <&scmi11_dvfs 14>; + power-domain-names =3D "power", + "perf"; +}; + +&uart15 { + compatible =3D "qcom,sa8797p-geni-debug-uart", + "qcom,sa8255p-geni-debug-uart"; + power-domains =3D <&scmi11_pd 15>, + <&scmi11_dvfs 15>; + power-domain-names =3D "power", + "perf"; +}; + +&uart16 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 16>, + <&scmi11_dvfs 16>; + power-domain-names =3D "power", + "perf"; +}; + +&uart17 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 17>, + <&scmi11_dvfs 17>; + power-domain-names =3D "power", + "perf"; +}; + +&uart18 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 18>, + <&scmi11_dvfs 18>; + power-domain-names =3D "power", + "perf"; +}; + +&uart19 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 19>, + <&scmi11_dvfs 19>; + power-domain-names =3D "power", + "perf"; +}; + +&uart20 { + compatible =3D "qcom,sa8797p-geni-uart", + "qcom,sa8255p-geni-uart"; + power-domains =3D <&scmi11_pd 20>, + <&scmi11_dvfs 20>; + power-domain-names =3D "power", + "perf"; +}; + +&ufs_mem_hc { + compatible =3D "qcom,sa8797p-ufshc", + "qcom,sa8255p-ufshc"; + power-domains =3D <&scmi3_pd 0>; +}; --=20 2.43.0 From nobody Sat Sep 26 23:52:45 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C1AEC3AA4E9 for ; Fri, 28 Aug 2026 03:50:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787889057; cv=none; b=ok2S2SYGmJcL8Uf1VaKoYtwmaDnpxgG/K+uNBXaRKewY2ocsw9YzOsXYBUJIDCb498q7co2fOeJzo/DMCBkheqcidhjsMKUDVMyhygl7EQhzBswjcdHDkryB/dPBCVrowm6A2sfUdeCCV70wHbwAOUP7pnOm/JtmFTwsO5RN5rg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787889057; c=relaxed/simple; bh=17zKHpNpTVRyGA/9Cl6F0nl+t3CZV3SbcG/JoUOrXDg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=KmhxTix6nnEsM5lWYNYpVfQIIac0eXj3SVwWY+z5XxG5Txno7asrnGTezPzMYzzJRGidhbGuleRp29co0sUELLhc+qCDSax/8YtQLYaqh8vTC3ZdzHZDstDd51uWurbghHT1c98udVKRfYB2mVMM9Czc790oNVmfsPwaDMW0V6E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Zbcz24k+; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=XNeZmIBy; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Zbcz24k+"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="XNeZmIBy" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67S3Juq02835930 for ; Fri, 28 Aug 2026 03:50:51 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=27y3gIplHbq I/1b8PVLCNslMgEThr3vTTcTp9QXrigU=; b=Zbcz24k+9zl65mjhjnPdnbKmx6k q/CdJdBJ5HMuYDqyweoSPIWOhugM+MPPPAbfk25KepWZI6cACJRe4shs65z0UIsf euOyaR8MEF4kyfO9TE6c9Bo8DvZqU3GmW9Zc2RJYa2mv6Fu3Y3L4lkoLt0TdXuO5 2g+g6UfVsb5S0Dkigf7ym2jpuVgG/IEf2P6RHMkT4E40misuh6iT0AktTGQg32cl b9wvz22ZZK0oSkY15BXgNHUXLsa+B4pjI5lPvooIKShGrGQA8Rx9VtAFJCwMo0jU 9IUyfQPAJGSXH2d5KVwEIg1emNYMM+fNmcc8TLcBj7/lvZFO8zBhCWPwiaQ== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gatfxj1wn-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 28 Aug 2026 03:50:50 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-38f0fe57470so2062193a91.0 for ; Thu, 27 Aug 2026 20:50:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1787889050; x=1788493850; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=27y3gIplHbqI/1b8PVLCNslMgEThr3vTTcTp9QXrigU=; b=XNeZmIByBIuB6HAIOY+bRTGRCaXfcF7uR4tthojMYGYj7d0ZZeGPekZK6575d/mkNK v3ut0Aq1WTzz05inLnwfXKeYomGspMmztxbMlRIzZJUc6HuJBT9OANicA6H7zMKJFt1L rY700DIGoqvljxJ2BJF4zPKZcoiznZ5TbVX08QREZmNHj0/A2lbmNWbhdiMomm1lZrtY mBd7yvt6yA7AKqmRc05Tnm9KPwaPEVViDxUmA7QeWV9AB5gzdGwKDu9QAX/tMbjxKPJJ 2amXFxmY+yNbmtwwaXgyu0zGAAMZaO+xnHahXIP/viFntinPva2noGYPa5txXiXZSjQ1 ov2w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787889050; x=1788493850; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=27y3gIplHbqI/1b8PVLCNslMgEThr3vTTcTp9QXrigU=; b=AOBpl4uhBJqDkvPAbNEOiofJbQjD393RhRn7vD3KhwlcXJVQRCo4EH7OfeLsA1EjkC uvMr7FkM0qmQchS5ZOgbtbpAVJGxIqPQEaDbiivbAMHvv1SYHBSdnRJGZieKEJif9XGD 0vR2OiroU+G5l3kKh9QUWnLY6CKAzLRZRIEE9RP2/I3Q8/qT337hJVD7HXVYDJ07RAPK /AiE1zdDInqnUH6a7INQt2TNOb1gVUwra2nw5XZxcIkd3GcY+uu9zGmnip7AmG2qEvvd G84cjnTYVvn3A2siBnhalFu4HSZxFLDFkNNDdezL/3MBTAtNsI1dYZUtKPsEqEEKffeF 3bXA== X-Forwarded-Encrypted: i=1; AHgh+RpRa2ASu8XiN2PcKf7NPMffNs/az2EBh7npGY1otyJfq3pAb2+eWvM+EoeXyh3dPUoydoLQgg5udaAQe/8=@vger.kernel.org X-Gm-Message-State: AFuF++n9t/aZrKsw+L3PY4Pgp/ON0hnBiTZdJEt9W2zZ7nJbCkikLCXy eyEpVRG7fGfKsEOPXELmWDi9Y2KM/wHBfulzaXXMl3ZecTTWquz7rT5Ck13o91+2VUR81cFSJ5g Oii+Z6pbWRQVx7zFX8yvvqxsV4E+CEmk647dwPNe8akSWN+ZKL1VKIxEN2itffqG5M2g= X-Gm-Gg: AR+sD11IqVKtQRSDe2if60cPzqNF4DJPU9okl16FNX3bDA2Tt2Ax7aFQrYOP0gabiqn dkWi5kIaFeobQ68JVsXEadczDAlaFOwHw0kmMpJHnrXfhUsBcBwZb3/Bu8dFjXRjtnlDYCTcHEs +f3TXzjKo+bN7U2gH9qmhEpKKGEL8LEEvNOVaG4/vlNiaIhxNlo1DebJCeP5XHCMWrvhMKp6IXn kGCq56gHcFcTtJFHeJT6ecwz6qV5Kr7OAP+6XXmV3f5nWon9BOzUvu+JaSFkvQEOX+u7OnyWy// xs2cpehwDy1DANQZAnEwAK2+oa7Pb5o2ZOplq0kX7HejIZ8Y1+X2kKWuk6VPdDkSS75Cwv3Z33p 9jx7uIWLSWsHQocRok49g+OoKuWmuz9DDabdg2NrI/GBdPiOdb07P1G+WdLfc X-Received: by 2002:a17:90b:5484:b0:36b:de66:92c3 with SMTP id 98e67ed59e1d1-3969bc0223emr15329690a91.10.1787889049876; Thu, 27 Aug 2026 20:50:49 -0700 (PDT) X-Received: by 2002:a17:90b:5484:b0:36b:de66:92c3 with SMTP id 98e67ed59e1d1-3969bc0223emr15329572a91.10.1787889049159; Thu, 27 Aug 2026 20:50:49 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3286f995e60sm1133357eec.22.2026.08.27.20.50.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Aug 2026 20:50:48 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Deepti Jaggi , Mukesh Savaliya , Yadu M G , Kuldeep Singh , Abel Vesa , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo , Bartosz Golaszewski , Konrad Dybcio Subject: [PATCH v13 3/6] arm64: dts: qcom: Add device tree for Nord Embedded variant Date: Fri, 28 Aug 2026 11:49:55 +0800 Message-ID: <20260828034958.3165-4-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260828034958.3165-1-shengchao.guo@oss.qualcomm.com> References: <20260828034958.3165-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Authority-Analysis: v=2.4 cv=UKLt2ify c=1 sm=1 tr=0 ts=6a91059b cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=dZ0VCFyakWNQtIhzOf8A:9 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-GUID: xvJnPoDSlN7PEru7yqpgCVgA076DPAqt X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODI4MDAyOSBTYWx0ZWRfX+FMQqEAAjWRo 8TlIDBXHiQ+RGjK49pNcBUBp4ZPrOGJB9d1swqCVpaAudefvsTgGU7Uwm4+Pvjw4qFoYFMYl4Rk 5ZQU5d8Q0dcl7Dq3zCPHIrpaz/PMSC2dZjEAJZg/6PQgsMTJd+skbtwIdM6zQZFyFNf7yBzD0eo ZYPLQOPvH1r5i2WrODgwy2OGtZr3x6VlCWi+LSIO8zBCLCQ5VuFxzpi3+ir/Eyr9mjwlmsn4P8r RfTZ1u/WC/+Wn94rYYzpxQXIPnYKG+jDvuSNhM1RDGrrBwvX77jBN2FlZpvqIOiUVByrdq9qkKC cR4Y2t3w8XTED+HxXSiXiUyQ3rV/lCjz2trE2dSVWu1AFsVCojnP0mdbffRXY7cTIS7b7xCF5VJ ZsnzDP2jnAqJ8lR9wgL7eXJ7/ZGFrXZhS9R2TejiCWIt0G1jyZyiQ9fiC5V6eEiMMgWzXnRx18F Yr5eYoeg6bSjIIHEFCA== X-Proofpoint-Spam-Info: AW1haW4tMjYwODI4MDAyOSBTYWx0ZWRfXxSg3ntqIINny iOs4OYLrAKM51RX7hyqbYWO7SBQ63Qp9C9GCQGuO0I/HRwRGGunEA9foGijs3hxYDazgy2Flhco 6rYc1CMMZtmNLML8m8dICkR0NblUX7U= X-Proofpoint-ORIG-GUID: xvJnPoDSlN7PEru7yqpgCVgA076DPAqt X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-28_01,2026-08-27_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 adultscore=0 bulkscore=0 suspectscore=0 lowpriorityscore=0 clxscore=1015 phishscore=0 malwarescore=0 priorityscore=1501 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608280029 Content-Type: text/plain; charset="utf-8" Unlike the GearVM variant, Nord Embedded variant has platform resources (clocks, regulators, powerdomains, pins, etc.) directly controlled by the operating system. Add a separate dtsi file extending the existing top-level nord.dtsi with nodes representing these peripherals as well as describing how they are wired up with the already defined components. Co-developed-by: Bartosz Golaszewski Signed-off-by: Bartosz Golaszewski Reviewed-by: Konrad Dybcio Signed-off-by: Shawn Guo --- arch/arm64/boot/dts/qcom/nord-embedded.dtsi | 1820 +++++++++++++++++++ 1 file changed, 1820 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/nord-embedded.dtsi diff --git a/arch/arm64/boot/dts/qcom/nord-embedded.dtsi b/arch/arm64/boot/= dts/qcom/nord-embedded.dtsi new file mode 100644 index 000000000000..1a2f61a2c952 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/nord-embedded.dtsi @@ -0,0 +1,1820 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "nord.dtsi" + +/ { + clk_virt: interconnect-clk-virt { + compatible =3D "qcom,nord-clk-virt"; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + mc_virt: interconnect-mc-virt { + compatible =3D "qcom,nord-mc-virt"; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; +}; + +&crypto { + interconnects =3D <&aggre1_noc_tile MASTER_CRYPTO_CORE0 QCOM_ICC_TAG_ALWA= YS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "memory"; + + status =3D "okay"; +}; + +&i2c0 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S0_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c0_default>; + pinctrl-names =3D "default"; +}; + +&i2c1 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S1_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c1_default>; + pinctrl-names =3D "default"; +}; + +&i2c2 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S2_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c2_default>; + pinctrl-names =3D "default"; +}; + +&i2c3 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S3_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c3_default>; + pinctrl-names =3D "default"; +}; + +&i2c4 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S4_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c4_default>; + pinctrl-names =3D "default"; +}; + +&i2c5 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S5_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c5_default>; + pinctrl-names =3D "default"; +}; + +&i2c7 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S0_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c7_default>; + pinctrl-names =3D "default"; +}; + +&i2c8 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S1_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c8_default>; + pinctrl-names =3D "default"; +}; + +&i2c9 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S2_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c9_default>; + pinctrl-names =3D "default"; +}; + +&i2c10 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S3_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c10_default>; + pinctrl-names =3D "default"; +}; + +&i2c11 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S4_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c11_default>; + pinctrl-names =3D "default"; +}; + +&i2c12 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S5_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c12_default>; + pinctrl-names =3D "default"; +}; + +&i2c13 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S6_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c13_default>; + pinctrl-names =3D "default"; +}; + +&i2c14 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S0_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>, + <&aggre1_noc_tile MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c14_default>; + pinctrl-names =3D "default"; +}; + +&i2c16 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S2_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>, + <&aggre1_noc_tile MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c16_default>; + pinctrl-names =3D "default"; +}; + +&i2c17 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S3_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>, + <&aggre1_noc_tile MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c17_default>; + pinctrl-names =3D "default"; +}; + +&i2c18 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S4_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>, + <&aggre1_noc_tile MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c18_default>; + pinctrl-names =3D "default"; +}; + +&i2c19 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S5_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>, + <&aggre1_noc_tile MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c19_default>; + pinctrl-names =3D "default"; +}; + +&i2c20 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S6_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>, + <&aggre1_noc_tile MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_i2c20_default>; + pinctrl-names =3D "default"; +}; + +&qupv3_0 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_M_AHB_CLK>, + <&segcc SE_GCC_QUPV3_WRAP0_S_AHB_CLK>; + clock-names =3D "m-ahb", + "s-ahb"; +}; + +&qupv3_1 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_M_AHB_CLK>, + <&segcc SE_GCC_QUPV3_WRAP1_S_AHB_CLK>; + clock-names =3D "m-ahb", + "s-ahb"; +}; + +&qupv3_2 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_M_AHB_CLK>, + <&negcc NE_GCC_QUPV3_WRAP2_S_AHB_CLK>; + clock-names =3D "m-ahb", + "s-ahb"; +}; + +&spi0 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S0_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi0_default>; + pinctrl-names =3D "default"; +}; + +&spi1 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S1_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi1_default>; + pinctrl-names =3D "default"; +}; + +&spi2 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S2_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi2_default>; + pinctrl-names =3D "default"; +}; + +&spi3 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S3_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi3_default>; + pinctrl-names =3D "default"; +}; + +&spi4 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S4_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi4_default>; + pinctrl-names =3D "default"; +}; + +&spi5 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S5_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi5_default>; + pinctrl-names =3D "default"; +}; + +&spi7 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S0_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi7_default>; + pinctrl-names =3D "default"; +}; + +&spi8 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S1_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi8_default>; + pinctrl-names =3D "default"; +}; + +&spi11 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S4_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi11_default>; + pinctrl-names =3D "default"; +}; + +&spi12 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S5_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi12_default>; + pinctrl-names =3D "default"; +}; + +&spi13 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S6_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>, + <&aggre2_noc_tile MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi13_default>; + pinctrl-names =3D "default"; +}; + +&spi14 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S0_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>, + <&aggre1_noc_tile MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi14_default>; + pinctrl-names =3D "default"; +}; + +&spi16 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S2_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>, + <&aggre1_noc_tile MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi16_default>; + pinctrl-names =3D "default"; +}; + +&spi17 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S3_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>, + <&aggre1_noc_tile MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi17_default>; + pinctrl-names =3D "default"; +}; + +&spi18 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S4_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>, + <&aggre1_noc_tile MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi18_default>; + pinctrl-names =3D "default"; +}; + +&spi19 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S5_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>, + <&aggre1_noc_tile MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi19_default>; + pinctrl-names =3D "default"; +}; + +&spi20 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S6_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>, + <&aggre1_noc_tile MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + pinctrl-0 =3D <&qup_spi20_default>; + pinctrl-names =3D "default"; +}; + +&soc { + gcc: clock-controller@100000 { + compatible =3D "qcom,nord-gcc"; + reg =3D <0x0 0x00100000 0x0 0x1f4200>; + clocks =3D <&bi_tcxo_div2>, + <&sleep_clk>, + <0>, + <0>, + <0>, + <0>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + cnoc_main: interconnect@1500000 { + compatible =3D "qcom,nord-cnoc-main"; + reg =3D <0x0 0x01500000 0x0 0x1d200>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + config_noc: interconnect@1600000 { + compatible =3D "qcom,nord-cnoc-cfg"; + reg =3D <0x0 0x01600000 0x0 0xd200>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + system_noc: interconnect@1680000 { + compatible =3D "qcom,nord-system-noc"; + reg =3D <0x0 0x01680000 0x0 0x1c080>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + aggre2_noc_tile: interconnect@16c0000 { + compatible =3D "qcom,nord-aggre2-noc-tile"; + reg =3D <0x0 0x016c0000 0x0 0x1b400>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + aggre1_noc: interconnect@16e0000 { + compatible =3D "qcom,nord-aggre1-noc"; + reg =3D <0x0 0x016e0000 0x0 0x1c400>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + aggre2_noc: interconnect@1700000 { + compatible =3D "qcom,nord-aggre2-noc"; + reg =3D <0x0 0x01700000 0x0 0x1b400>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + clocks =3D <&rpmhcc RPMH_IPA_CLK>; + }; + + aggre1_noc_tile: interconnect@1720000 { + compatible =3D "qcom,nord-aggre1-noc-tile"; + reg =3D <0x0 0x01720000 0x0 0x23400>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + clocks =3D <&negcc NE_GCC_AGGRE_NOC_USB2_AXI_CLK>, + <&negcc NE_GCC_AGGRE_NOC_USB3_PRIM_AXI_CLK>, + <&negcc NE_GCC_AGGRE_NOC_USB3_SEC_AXI_CLK>, + <&negcc NE_GCC_AGGRE_NOC_UFS_PHY_AXI_CLK>; + }; + + mmss_noc: interconnect@1780000 { + compatible =3D "qcom,nord-mmss-noc"; + reg =3D <0x0 0x01780000 0x0 0x72800>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + pcie_cfg: interconnect@1ba0000 { + compatible =3D "qcom,nord-pcie-cfg"; + reg =3D <0x0 0x01ba0000 0x0 0x7200>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + pcie_data_outbound: interconnect@1bc0000 { + compatible =3D "qcom,nord-pcie-data-outbound"; + reg =3D <0x0 0x01bc0000 0x0 0x17000>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + pcie_data_inbound: interconnect@1c00000 { + compatible =3D "qcom,nord-pcie-data-inbound"; + reg =3D <0x0 0x01c00000 0x0 0x4b080>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + ufs_mem_phy: phy@1d40000 { + compatible =3D "qcom,nord-qmp-ufs-phy", + "qcom,sm8650-qmp-ufs-phy"; + reg =3D <0x0 0x01d40000 0x0 0x2000>; + + clocks =3D <&rpmhcc RPMH_CXO_CLK>, + <&negcc NE_GCC_UFS_PHY_PHY_AUX_CLK>, + <&tcsrcc TCSR_UFS_CLKREF_EN>; + clock-names =3D "ref", + "ref_aux", + "qref"; + + resets =3D <&ufs_mem_hc 0>; + reset-names =3D "ufsphy"; + + power-domains =3D <&negcc NE_GCC_UFS_MEM_PHY_GDSC>; + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + ice: crypto@1d48000 { + compatible =3D "qcom,nord-inline-crypto-engine", + "qcom,inline-crypto-engine"; + reg =3D <0x0 0x01d48000 0x0 0x18000>; + clocks =3D <&negcc NE_GCC_UFS_PHY_ICE_CORE_CLK>, + <&negcc NE_GCC_UFS_PHY_AHB_CLK>; + clock-names =3D "core", + "iface"; + power-domains =3D <&negcc NE_GCC_UFS_PHY_GDSC>; + }; + + hscnoc: interconnect@2000000 { + compatible =3D "qcom,nord-hscnoc"; + reg =3D <0x0 0x02000000 0x0 0xb22000>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + hpass_ag_noc: interconnect@5fc0000 { + compatible =3D "qcom,nord-hpass-ag-noc"; + reg =3D <0x0 0x05fc0000 0x0 0x37080>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + negcc: clock-controller@8900000 { + compatible =3D "qcom,nord-negcc"; + reg =3D <0x0 0x08900000 0x0 0xf4200>; + clocks =3D <&bi_tcxo_div2>, + <&sleep_clk>, + <0>, + <0>, + <0>, + <0>, + <0>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + segcc: clock-controller@8a00000 { + compatible =3D "qcom,nord-segcc"; + reg =3D <0x0 0x08a00000 0x0 0xf4200>; + clocks =3D <&bi_tcxo_div2>, + <&sleep_clk>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + nwgcc: clock-controller@8b00000 { + compatible =3D "qcom,nord-nwgcc"; + reg =3D <0x0 0x08b00000 0x0 0xf4200>; + clocks =3D <&bi_tcxo_div2>, + <&sleep_clk>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + tcsrcc: clock-controller@f1d9000 { + compatible =3D "qcom,nord-tcsrcc", + "syscon"; + reg =3D <0x0 0x0f1d9000 0x0 0xf00c>; + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + }; + + apps_rsc: rsc@18900000 { + compatible =3D "qcom,rpmh-rsc"; + reg =3D <0x0 0x18900000 0x0 0x10000>, + <0x0 0x18910000 0x0 0x10000>, + <0x0 0x18920000 0x0 0x10000>; + reg-names =3D "drv-0", + "drv-1", + "drv-2"; + interrupts =3D , + , + ; + qcom,tcs-offset =3D <0xd00>; + qcom,drv-id =3D <2>; + qcom,tcs-config =3D , + , + , + ; + label =3D "apps_rsc"; + power-domains =3D <&system_pd>; + + apps_bcm_voter: bcm-voter { + compatible =3D "qcom,bcm-voter"; + }; + + rpmhcc: clock-controller { + compatible =3D "qcom,nord-rpmh-clk"; + clocks =3D <&xo_board>; + clock-names =3D "xo"; + #clock-cells =3D <1>; + }; + + rpmhpd: power-controller { + compatible =3D "qcom,nord-rpmhpd"; + #power-domain-cells =3D <1>; + operating-points-v2 =3D <&rpmhpd_opp_table>; + + rpmhpd_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + rpmhpd_opp_ret: opp-0 { + opp-level =3D ; + }; + + rpmhpd_opp_min_svs: opp-1 { + opp-level =3D ; + }; + + rpmhpd_opp_low_svs: opp-2 { + opp-level =3D ; + }; + + rpmhpd_opp_svs: opp-3 { + opp-level =3D ; + }; + + rpmhpd_opp_svs_l1: opp-4 { + opp-level =3D ; + }; + + rpmhpd_opp_nom: opp-5 { + opp-level =3D ; + }; + + rpmhpd_opp_nom_l1: opp-6 { + opp-level =3D ; + }; + + rpmhpd_opp_nom_l2: opp-7 { + opp-level =3D ; + }; + + rpmhpd_opp_turbo: opp-8 { + opp-level =3D ; + }; + + rpmhpd_opp_turbo_l1: opp-9 { + opp-level =3D ; + }; + }; + }; + }; + + nsp_data_noc_0: interconnect@1f200000 { + compatible =3D "qcom,nord-nsp-data-noc-0"; + reg =3D <0x0 0x1f200000 0x0 0x2a200>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + nsp_data_noc_1: interconnect@1f600000 { + compatible =3D "qcom,nord-nsp-data-noc-1"; + reg =3D <0x0 0x1f600000 0x0 0x2a200>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + nsp_data_noc_2: interconnect@1fa00000 { + compatible =3D "qcom,nord-nsp-data-noc-2"; + reg =3D <0x0 0x1fa00000 0x0 0x2a200>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + nsp_data_noc_3: interconnect@1fe00000 { + compatible =3D "qcom,nord-nsp-data-noc-3"; + reg =3D <0x0 0x1fe00000 0x0 0x2a200>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; +}; + +&tlmm { + qup_i2c0_default: qup-i2c0-default-state { + pins =3D "gpio111", "gpio112"; + function =3D "qup0_se0"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c1_default: qup-i2c1-default-state { + pins =3D "gpio111", "gpio112"; + function =3D "qup0_se1"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c2_default: qup-i2c2-default-state { + pins =3D "gpio113", "gpio114"; + function =3D "qup0_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c3_default: qup-i2c3-default-state { + pins =3D "gpio115", "gpio116"; + function =3D "qup0_se3"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c4_default: qup-i2c4-default-state { + pins =3D "gpio117", "gpio118"; + function =3D "qup0_se4"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c5_default: qup-i2c5-default-state { + pins =3D "gpio121", "gpio122"; + function =3D "qup0_se5"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c7_default: qup-i2c7-default-state { + pins =3D "gpio123", "gpio124"; + function =3D "qup1_se0"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c8_default: qup-i2c8-default-state { + pins =3D "gpio125", "gpio126"; + function =3D "qup1_se1"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c9_default: qup-i2c9-default-state { + pins =3D "gpio127", "gpio128"; + function =3D "qup1_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c10_default: qup-i2c10-default-state { + pins =3D "gpio129", "gpio130"; + function =3D "qup1_se3"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c11_default: qup-i2c11-default-state { + pins =3D "gpio131", "gpio132"; + function =3D "qup1_se4"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c12_default: qup-i2c12-default-state { + pins =3D "gpio133", "gpio134"; + function =3D "qup1_se5"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c13_default: qup-i2c13-default-state { + pins =3D "gpio137", "gpio138"; + function =3D "qup1_se6"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c14_default: qup-i2c14-default-state { + pins =3D "gpio139", "gpio140"; + function =3D "qup2_se0"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c16_default: qup-i2c16-default-state { + pins =3D "gpio145", "gpio146"; + function =3D "qup2_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c17_default: qup-i2c17-default-state { + pins =3D "gpio150", "gpio151"; + function =3D "qup2_se3"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c18_default: qup-i2c18-default-state { + pins =3D "gpio154", "gpio155"; + function =3D "qup2_se4"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c19_default: qup-i2c19-default-state { + pins =3D "gpio156", "gpio157"; + function =3D "qup2_se5"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c20_default: qup-i2c20-default-state { + pins =3D "gpio158", "gpio159"; + function =3D "qup2_se6"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_spi0_default: qup-spi0-default-state { + data-pins { + pins =3D "gpio109", "gpio111", "gpio112"; + function =3D "qup0_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio110"; + function =3D "qup0_se0"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_spi1_default: qup-spi1-default-state { + data-pins { + pins =3D "gpio109", "gpio111", "gpio112"; + function =3D "qup0_se1"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio110"; + function =3D "qup0_se1"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_spi2_default: qup-spi2-default-state { + data-pins { + pins =3D "gpio113", "gpio114", "gpio115"; + function =3D "qup0_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio116"; + function =3D "qup0_se2"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_spi3_default: qup-spi3-default-state { + data-pins { + pins =3D "gpio113", "gpio115", "gpio116"; + function =3D "qup0_se3"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio114"; + function =3D "qup0_se3"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_spi4_default: qup-spi4-default-state { + data-pins { + pins =3D "gpio117", "gpio118", "gpio119"; + function =3D "qup0_se4"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio120"; + function =3D "qup0_se4"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_spi5_default: qup-spi5-default-state { + data-pins { + pins =3D "gpio109", "gpio121", "gpio122"; + function =3D "qup0_se5"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio110"; + function =3D "qup0_se5"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_spi7_default: qup-spi7-default-state { + data-pins { + pins =3D "gpio123", "gpio124", "gpio125"; + function =3D "qup1_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio126"; + function =3D "qup1_se0"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_spi8_default: qup-spi8-default-state { + data-pins { + pins =3D "gpio123", "gpio125", "gpio126"; + function =3D "qup1_se1"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio124"; + function =3D "qup1_se1"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_spi11_default: qup-spi11-default-state { + data-pins { + pins =3D "gpio131", "gpio132", "gpio137"; + function =3D "qup1_se4"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio138"; + function =3D "qup1_se4"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_spi12_default: qup-spi12-default-state { + data-pins { + pins =3D "gpio133", "gpio134", "gpio135"; + function =3D "qup1_se5"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio136"; + function =3D "qup1_se5"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_spi13_default: qup-spi13-default-state { + data-pins { + pins =3D "gpio131", "gpio137", "gpio138"; + function =3D "qup1_se6"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio132"; + function =3D "qup1_se6"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_spi14_default: qup-spi14-default-state { + data-pins { + pins =3D "gpio139", "gpio140", "gpio141"; + function =3D "qup2_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio142"; + function =3D "qup2_se0"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_spi16_default: qup-spi16-default-state { + data-pins { + pins =3D "gpio145", "gpio146", "gpio147"; + function =3D "qup2_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio148"; + function =3D "qup2_se2"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_spi17_default: qup-spi17-default-state { + data-pins { + pins =3D "gpio150", "gpio151", "gpio152"; + function =3D "qup2_se3"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio153"; + function =3D "qup2_se3"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_spi18_default: qup-spi18-default-state { + data-pins { + pins =3D "gpio143", "gpio154", "gpio155"; + function =3D "qup2_se4"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio144"; + function =3D "qup2_se4"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_spi19_default: qup-spi19-default-state { + data-pins { + pins =3D "gpio156", "gpio157", "gpio158"; + function =3D "qup2_se5"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio159"; + function =3D "qup2_se5"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_spi20_default: qup-spi20-default-state { + data-pins { + pins =3D "gpio156", "gpio158", "gpio159"; + function =3D "qup2_se6"; + drive-strength =3D <6>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio157"; + function =3D "qup2_se6"; + drive-strength =3D <2>; + bias-disable; + }; + }; + + qup_uart0_default: qup-uart0-default-state { + pins =3D "gpio109", "gpio110"; + function =3D "qup0_se0"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart1_default: qup-uart1-default-state { + pins =3D "gpio109", "gpio110"; + function =3D "qup0_se1"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart2_default: qup-uart2-default-state { + pins =3D "gpio115", "gpio116"; + function =3D "qup0_se2"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart3_default: qup-uart3-default-state { + pins =3D "gpio113", "gpio114"; + function =3D "qup0_se3"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart4_default: qup-uart4-default-state { + pins =3D "gpio119", "gpio120"; + function =3D "qup0_se4"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart5_default: qup-uart5-default-state { + pins =3D "gpio109", "gpio110"; + function =3D "qup0_se5"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart7_default: qup-uart7-default-state { + pins =3D "gpio125", "gpio126"; + function =3D "qup1_se0"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart8_default: qup-uart8-default-state { + pins =3D "gpio123", "gpio124"; + function =3D "qup1_se1"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart9_default: qup-uart9-default-state { + pins =3D "gpio127", "gpio128"; + function =3D "qup1_se2"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart10_default: qup-uart10-default-state { + pins =3D "gpio129", "gpio130"; + function =3D "qup1_se3"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart11_default: qup-uart11-default-state { + pins =3D "gpio137", "gpio138"; + function =3D "qup1_se4"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart12_default: qup-uart12-default-state { + pins =3D "gpio135", "gpio136"; + function =3D "qup1_se5"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart13_default: qup-uart13-default-state { + pins =3D "gpio131", "gpio132"; + function =3D "qup1_se6"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart14_default: qup-uart14-default-state { + pins =3D "gpio141", "gpio142"; + function =3D "qup2_se0"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart15_default: qup-uart15-default-state { + pins =3D "gpio143", "gpio144"; + function =3D "qup2_se1"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart16_default: qup-uart16-default-state { + pins =3D "gpio147", "gpio148"; + function =3D "qup2_se2"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart17_default: qup-uart17-default-state { + pins =3D "gpio150", "gpio151", "gpio152", "gpio153"; + function =3D "qup2_se3"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart18_default: qup-uart18-default-state { + pins =3D "gpio143", "gpio144"; + function =3D "qup2_se4"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart19_default: qup-uart19-default-state { + pins =3D "gpio158", "gpio159"; + function =3D "qup2_se5"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart20_default: qup-uart20-default-state { + pins =3D "gpio156", "gpio157"; + function =3D "qup2_se6"; + drive-strength =3D <2>; + bias-disable; + }; +}; + +&uart0 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S0_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart0_default>; + pinctrl-names =3D "default"; +}; + +&uart1 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S1_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart1_default>; + pinctrl-names =3D "default"; +}; + +&uart2 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S2_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart2_default>; + pinctrl-names =3D "default"; +}; + +&uart3 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S3_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart3_default>; + pinctrl-names =3D "default"; +}; + +&uart4 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S4_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart4_default>; + pinctrl-names =3D "default"; +}; + +&uart5 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP0_S5_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart5_default>; + pinctrl-names =3D "default"; +}; + +&uart7 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S0_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart7_default>; + pinctrl-names =3D "default"; +}; + +&uart8 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S1_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart8_default>; + pinctrl-names =3D "default"; +}; + +&uart9 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S2_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart9_default>; + pinctrl-names =3D "default"; +}; + +&uart10 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S3_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart10_default>; + pinctrl-names =3D "default"; +}; + +&uart11 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S4_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart11_default>; + pinctrl-names =3D "default"; +}; + +&uart12 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S5_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart12_default>; + pinctrl-names =3D "default"; +}; + +&uart13 { + clocks =3D <&segcc SE_GCC_QUPV3_WRAP1_S6_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart13_default>; + pinctrl-names =3D "default"; +}; + +&uart14 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S0_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart14_default>; + pinctrl-names =3D "default"; +}; + +&uart15 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S1_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart15_default>; + pinctrl-names =3D "default"; +}; + +&uart16 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S2_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart16_default>; + pinctrl-names =3D "default"; +}; + +&uart17 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S3_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart17_default>; + pinctrl-names =3D "default"; +}; + +&uart18 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S4_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart18_default>; + pinctrl-names =3D "default"; +}; + +&uart19 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S5_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart19_default>; + pinctrl-names =3D "default"; +}; + +&uart20 { + clocks =3D <&negcc NE_GCC_QUPV3_WRAP2_S6_CLK>; + clock-names =3D "se"; + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + pinctrl-0 =3D <&qup_uart20_default>; + pinctrl-names =3D "default"; +}; + +&ufs_mem_hc { + clocks =3D <&negcc NE_GCC_UFS_PHY_AXI_CLK>, + <&negcc NE_GCC_AGGRE_NOC_UFS_PHY_AXI_CLK>, + <&negcc NE_GCC_UFS_PHY_AHB_CLK>, + <&negcc NE_GCC_UFS_PHY_UNIPRO_CORE_CLK>, + <&tcsrcc TCSR_UFS_CLKREF_EN>, + <&negcc NE_GCC_UFS_PHY_TX_SYMBOL_0_CLK>, + <&negcc NE_GCC_UFS_PHY_RX_SYMBOL_0_CLK>, + <&negcc NE_GCC_UFS_PHY_RX_SYMBOL_1_CLK>; + clock-names =3D "core_clk", + "bus_aggr_clk", + "iface_clk", + "core_clk_unipro", + "ref_clk", + "tx_lane0_sync_clk", + "rx_lane0_sync_clk", + "rx_lane1_sync_clk"; + + resets =3D <&negcc NE_GCC_UFS_PHY_BCR>; + reset-names =3D "rst"; + + interconnects =3D <&aggre1_noc_tile MASTER_UFS_MEM QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&hscnoc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_UFS_MEM_CFG QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "ufs-ddr", + "cpu-ufs"; + + phys =3D <&ufs_mem_phy>; + phy-names =3D "ufsphy"; + + power-domains =3D <&negcc NE_GCC_UFS_PHY_GDSC>; + operating-points-v2 =3D <&ufs_opp_table>; + required-opps =3D <&rpmhpd_opp_nom>; + qcom,ice =3D <&ice>; + #reset-cells =3D <1>; + + ufs_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-100000000 { + opp-hz =3D /bits/ 64 <100000000>, + /bits/ 64 <0>, + /bits/ 64 <0>, + /bits/ 64 <100000000>, + /bits/ 64 <0>, + /bits/ 64 <0>, + /bits/ 64 <0>, + /bits/ 64 <0>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-201500000 { + opp-hz =3D /bits/ 64 <201500000>, + /bits/ 64 <0>, + /bits/ 64 <0>, + /bits/ 64 <201500000>, + /bits/ 64 <0>, + /bits/ 64 <0>, + /bits/ 64 <0>, + /bits/ 64 <0>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-403000000 { + opp-hz =3D /bits/ 64 <403000000>, + /bits/ 64 <0>, + /bits/ 64 <0>, + /bits/ 64 <403000000>, + /bits/ 64 <0>, + /bits/ 64 <0>, + /bits/ 64 <0>, + /bits/ 64 <0>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; +}; --=20 2.43.0 From nobody Sat Sep 26 23:52:45 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A08243368BF for ; Fri, 28 Aug 2026 03:50:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787889061; cv=none; b=hu35VKUIkkE8ejrZ5PN/85PPAdyh3AL3XzWrp6cZL18xT01uDhjoh2aabegABrBXZ47KkJKw11F1EzHK5vF+i2vI070Fwo1GkjYrp6Whr/Oh3isHoD+aABYeIB3prWe9rGcahRO/Yd3KRvct4vZkUss1KVS7MYopIqSzVb1D4Es= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787889061; c=relaxed/simple; bh=taHT/FWrTTmTNXum4aFu4vc3zEZd97waKqjHUDl8gfk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qNjAzbXTWXjMRrzF4ZBIO35udcfazef9MAnJRNBDF+cMJb80+AJ9qmbGEZckyKyUo58HqfFhH5XaOE05TMAUV6xT7pZnLRC4Lreng7GrRwaTtuOSqgY7mwzBSsmNVv+hw/AA9rfJR7qGCOL5/NRJI2zuFMlsZXDIu4qtAo58ctw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=HfXbXjLB; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=W9+AF2+J; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="HfXbXjLB"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="W9+AF2+J" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67S3JoKA2391372 for ; Fri, 28 Aug 2026 03:50:55 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=euO68b8p5f2 lwR2HBSoTd9oe/4Nd/VdBWR8tOJjtlZg=; b=HfXbXjLBQshQXz+sWpgbSt5CBy+ nWvpdQt2vf6TqXkMgRKydXcK+lsJpRfD/77ydiR9RpFY6bnw/mWNdcGFuxdtM/zn 70J2Ld1MNsQXUGh8Mk4DMA3OPRWJbbSzNEsa5YsvcUtl38pizj9VJUeutB+YHcj/ /IQJlVIdf/PNlaSj19H0dxrbkc8bJoo8kZEljZhgwkypA+KI++Wzk+HiCjke2GWR LvS7MHiktn5sjRgDcKFERJ0iYDefY02cDPlPuirYf+4OgF3hpopIHh+6YJDG5dp3 Gmr7yMrO+jX7cxfsiw5ee/GiKvek+pmRPJIO1PhadpqDaSYz6cvd2W+MZXg== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gapgvbesk-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 28 Aug 2026 03:50:55 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2cc73f47bdcso6863295ad.3 for ; Thu, 27 Aug 2026 20:50:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1787889054; x=1788493854; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=euO68b8p5f2lwR2HBSoTd9oe/4Nd/VdBWR8tOJjtlZg=; b=W9+AF2+JFcNRqsqG391aZwjjtq8nPJ8dFIGEXFAlL4ZtAhGmH4ehnyCIiPvaLFr+fY mckMzr91Di94eNJUzYI32O5SfRK7vSNJhMuVzyq1YTnjD3lTyVhOrozv6HpBcBGoB3ZU /0fG++i8/4xG1BW0gqX0JgKjZmj/gr4RyRaEDjfs/ThY3oxBmRXlrpQoBS2MQ6e3P+zO hqX28nnz3COA2j5+fbdaLVMD8ZKov5oX71V/ZX5OPcvpbbFuwLM50KbtDzjAjks2QnWJ ozQ4x2WHa4xmpikHgQgW9yyREaSqDtK9siN56e6rbIVDzS4kYnCZum3nj6FPZ2Rrx4Jm AkjA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787889054; x=1788493854; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=euO68b8p5f2lwR2HBSoTd9oe/4Nd/VdBWR8tOJjtlZg=; b=aE8FIWVqgUMcigohK69/oOwBIOzsGbRB5pWU6PVYJWZ5q6eA2+W8TJbj8tccVs4De9 jSIjW3PVC4Pxrp5MOi0OrS/gvW3U/Mr4bePe5Mf41GxosHUZilRVq8fc+Vzli5frtjfR A0h1T6sA/pg3t7Cyb5/pmkonAgwPR3DoxcfJIRUNGKImuAckMiovZHuwUy1NqR/k1uzG G+Y7E0A6TP2XEWULpLFWAASUsJwJJcG5r0vXnBLuwSce+yfpO2Muuva/OY6I/4YDbs+I qDh4jhECMeJ6AYF+wEI/QoERDiIPgtLU/ohBclPRydm1kTrl34LTl7FyQMIm7tEzb/sb K7xQ== X-Forwarded-Encrypted: i=1; AHgh+Rr1kcFJqobJrUxy8XtBJaqeq2eMOXApEx3PwNwr1O/OXGyOUnRAltmOrKkdj1yU1GZY220iqdOZlcCt3EI=@vger.kernel.org X-Gm-Message-State: AFuF++nT7LXfko0SgYoxL/kmtPeoCoBbIIIs1bIREs4zExL/Wp1B9Xb5 tVwrabfCZHJzYRBAz2UA8zLBvRj8jpmzGmI4w+HMx316KDHU3fpHBj1//r9+NNLLsIGReJIS+2V blWcT/Uo9nbHwsBE4COtsIL/rXQIzHEtifSbtJ7Q/3R40kX9sM9vwJuTowZhWxg2Jykw= X-Gm-Gg: AR+sD12P0N9mL2fXpHD7AkJa9quGXfvU9IA/M0Fq1Vv0dm8KE+znbQ65TMnaqon360k 31HcIlQps2nONGJbCwDPlkGeuOU3Qi84yDJtILoy2NecRM0wlu0Me+BjO603V/XGPwSRNgkCUeJ o3BQYo6M/AS0KCWu/8WhaqnV8snH7y90qni6WidhWDHVHTgyzvAwXwl0vWVYrO5Wj85DFdf6Y2z 0ZL74/63Mns8+PU9OyJ32V5Jrn68e7Y/dYzqXkecz7csYk6q7b8iB8HmZhwLTCJUljuQ1n8RLb4 P2Img1CAYvkUdGEs0ypCj9R4YDIcc+mklvXmAK0gOOtTWGUP3l8sn08bVJ1U+RWigPMU+N8Uulm DDXN9L2X0oYZgxf08cEbTP1nJbg5uzRVT5W/m1D6f/Ta37qv0epELXT4oGeEc X-Received: by 2002:a17:903:40cf:b0:2cc:864b:539 with SMTP id d9443c01a7336-2d74dc6e884mr74007625ad.6.1787889054456; Thu, 27 Aug 2026 20:50:54 -0700 (PDT) X-Received: by 2002:a17:903:40cf:b0:2cc:864b:539 with SMTP id d9443c01a7336-2d74dc6e884mr74006905ad.6.1787889053979; Thu, 27 Aug 2026 20:50:53 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3286f995e60sm1133357eec.22.2026.08.27.20.50.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Aug 2026 20:50:53 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Deepti Jaggi , Mukesh Savaliya , Yadu M G , Kuldeep Singh , Abel Vesa , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo , Krzysztof Kozlowski , Bartosz Golaszewski Subject: [PATCH v13 4/6] dt-bindings: arm: qcom: Document Nord reference boards Date: Fri, 28 Aug 2026 11:49:56 +0800 Message-ID: <20260828034958.3165-5-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260828034958.3165-1-shengchao.guo@oss.qualcomm.com> References: <20260828034958.3165-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-ORIG-GUID: JLxv2FNuPiYaHWJKX2S8wcR5ijx4nXWX X-Proofpoint-GUID: JLxv2FNuPiYaHWJKX2S8wcR5ijx4nXWX X-Authority-Analysis: v=2.4 cv=FpU1OWrq c=1 sm=1 tr=0 ts=6a91059f cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=3mLb7b5QgQ_nS9KBAK4A:9 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODI4MDAyOSBTYWx0ZWRfX8Sz9ZjgyJC8W K6YntREA9N3ku3sl9fyZA3FPXQx21UOsCZWWyJ+zA+OECFwuutZaF3MYxJMV19QfMYbVhn4GwRN 74CXbtNm1pB2V9UCcRVqrFibC4Ou69iaAYHSvVE/Ee2gXak2htwNnUMy8poPcEDU87LVubMFaPB /o2+d92TYiO55O/9lL4bSLEo59rwOo1/ZGEVQV84HlfKrme0HUGQitzPgv2VDii+UX2ErXMK+Xn dAK7ZJtxOF9Wm2GP4LKjJ72jNZvPC01PHm9eOAn6zAdsm0VLqWNsqwwJNiYbyz3pukc0d7TGYP5 iAsvV386/iPS0vqTIw1uFlArTfDkUGgSgbZPKFzgZRNpzhLsDDegouZ2B7oxJkPFtwSov5P6rpD UECwEx2od8qDZqfYDz2h7EceFIBAfiuMgEh5i2Cy40qvuyE9wnmZ+xAg3PIBSManyhQSN/zIO4y LZTKo/FV8PfmaXJMS8Q== X-Proofpoint-Spam-Info: AW1haW4tMjYwODI4MDAyOSBTYWx0ZWRfX+l9B8HUqmygq JdiAKjJo3l0s08HziMDTLYjRy1ZaCi2wZm1PjADySSLAK8VMdzzi6CZav55tmdgtYNeA9VQu9lc wlpHVT0GKsR7T3J6RfsohRmfQKf8/fM= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-28_01,2026-08-27_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 adultscore=0 suspectscore=0 impostorscore=0 phishscore=0 spamscore=0 bulkscore=0 malwarescore=0 priorityscore=1501 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608280029 Content-Type: text/plain; charset="utf-8" Nord is a new generation of SoC series from Qualcomm which includes SA8797P (for Automotive) and Dragonwing IQ10 (for IOT/Robotics). Document SA8797P Ride and IQ10 Robotics Reference Design (RRD) boards. Acked-by: Krzysztof Kozlowski Reviewed-by: Bartosz Golaszewski Signed-off-by: Shawn Guo --- Documentation/devicetree/bindings/arm/qcom.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentatio= n/devicetree/bindings/arm/qcom.yaml index ff8a35df7862..198314ddaa84 100644 --- a/Documentation/devicetree/bindings/arm/qcom.yaml +++ b/Documentation/devicetree/bindings/arm/qcom.yaml @@ -402,6 +402,12 @@ properties: - xiaomi,sagit - const: qcom,msm8998 =20 + - items: + - enum: + - qcom,iq10-rrd + - qcom,sa8797p-ride + - const: qcom,nord + - description: Qualcomm Technologies, Inc. Robotics RB1 items: - enum: --=20 2.43.0 From nobody Sat Sep 26 23:52:45 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3418F39A071 for ; Fri, 28 Aug 2026 03:51:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787889066; cv=none; b=SWXlIyf5reogeVjWMmxnMNWccHh3RjSuNfCF6eqHd4TIjt4+XAKAjdB+JWyjZBuYhNf8uUdDLYbhVJeKX4HHHU7wwLfLk9UmBwCkWq5ZMZzGM277JUsB8KbUJx5bTlYoEXpXfJ74/wwOoAaGfyTpbU3if2SWxul/iq7bZ3oeHwg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787889066; c=relaxed/simple; bh=Z4z5fKFl6RgkdY4UK3MsK8CgkpI2A/IXfHSxNjbFO3g=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=aUjwRILA1n1FUMzYbDVN4F1OGScQt2pHVlM3GearBkU4+qHAYoV1HZlNv7qXCvjNDloAQxzaWaZCgltYgqEmlSXWp5T5Q1w3HWjhNBu5rlOxlU7i4/+SKWTB2C1TVrdebpHpyIMUKOr2W8Ro3A9ymaGG33GpKDKsQeyIn2VQCvM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=leV6/+1o; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=jaBgP/J6; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="leV6/+1o"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="jaBgP/J6" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67S3JL7P1675524 for ; Fri, 28 Aug 2026 03:51:00 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=bQp3zee51kf Us/Bzcd8eP2AnCxjvpw9huHgum+GY1q8=; b=leV6/+1oxpMpIWpntqk6DVxmWGU SgsVM16qXhGLMtHj8eBZhv4hJQU2IX4otOcejWhlAKKg94f+IBruJchWjgl9PDqG ZTzbKGI7eHUNxXrU5CswYu1lW9GsZ3x5cBMJBrt1nvoZ7hZrL7yCCJCtT0g417zV Uu0nd5ynUKKYJu+fevzHHJKS7rnuh6HDVzFo4edac46HYHFPLp06t4RxUYC+4Ulk V0RyffiRlAA7Kt1kCqt/m0BKTBpTZU3HKchw7lbqRnqnnKAhRFJyr7ZC/h2S6AtW RIixcmz2k5QOYPGC4DSMX/XYrOLOk+8TFE+DlaPm4Nl6ItPM5AimV/Ucp/A== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gb1v3865u-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 28 Aug 2026 03:50:59 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2cc7e86e7c5so7572525ad.3 for ; Thu, 27 Aug 2026 20:50:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1787889059; x=1788493859; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=bQp3zee51kfUs/Bzcd8eP2AnCxjvpw9huHgum+GY1q8=; b=jaBgP/J6RYfCicwYSWEVDxsr06i+7/kOoROgqJaVi87JDqGUqa8n6w/oRDJ7jXup6H zN0iVuJGCqO993pW0ltvo680DfUOfETWwTykxbUW5kdEov2yfyYaIvgwQxjx/WJ9uTfH 1smLSeCP6qeBLS1yISKU/eX4SwqKoAg8Iohk1H2SAnMV65Qet8Yu4tbWTrmAmYL/Ho/f HHn8Io92Lr/eTaabk2QiQ8q6pGCT6lPKzZA/k/Qvuf0oECZo5RZX2nD1YPQhJXCAtsrd ZsAgBnF0c/2WMyz40PPG/PwMMF6GgqmiGAb6aShmmtg6L7HPzL+g/4H4Z1p9gQaKj81V N//g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787889059; x=1788493859; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=bQp3zee51kfUs/Bzcd8eP2AnCxjvpw9huHgum+GY1q8=; b=jOAr608r+U27FMH2WuIa6aOlOUMS9q4/YBBA9k1HMdmV4U9TeDD/VD5dFvtl1CkUrV pg4ZNZESKbAFveX4hyuy3Qd207gw2ifowwKNF2lL+e5oBDDTwzfw85jJfEuvk2e7WubL iLcuvT6MC8aDWdoAAq2xMWyTv0IRcVeqFYMZznxacXHXGikDn0by+WJeuUOdf2YXF7BS 4XQk4ygzFsRTWlhSA8PUrZ5LWiAnOvmgdc2rbwztxljMLJ9W38TVos2hUlMaUCqXhyG8 nMXeWsPxXj2AEY/x9iXQnw4SqPFQoMP9CWeeLk9lvpEmkRWjF/qOe2XUrvLOdKH3CiAK gZUg== X-Forwarded-Encrypted: i=1; AHgh+RphrZxICreZXbyXuyyJvDvC0830UDbjr0/Wy4881QrkjRo/L5R2w0W0+tb1ABcyobQfr4YTMe9mJbzy4qg=@vger.kernel.org X-Gm-Message-State: AFuF++lgHpkB/8nRKXqUWDSK+ADfY2tRVILIoHBmZT7yvihpzbqeSeFP TjPgXXGWwD8Vfoe4n1Ta0A0aKEjebo5GTBYP9JzLuH4KswT491FJZtHYTvx531aUUay7q6VStyA 1Q5M/hItUoBPZeqbK/3318KxKAy+A4R646E9Tg9hSPK1vZpFZV2xaxcwMtDj7o1uN/Eo= X-Gm-Gg: AR+sD13xTPxho2Cn0rRHZWVn4TxZmy8EjYAhyAC/pkNCgZQpDFlaTn2ry52xLJPb5Id /xRZSARlSUIIRoTU6/7SFtU7nFM92mPeL9F/ru8Prznr3JE3yvSsmwskcc6TH6rQy8sYGJegOlO ZvXLY6TrbJAPPACgcui/roKwGpnmVRNc5vrTr5P8MpoBADNTGuoRF8rADqLEkZSMrM0aiLzyR9Z lfeTbQIZA+4ohBH9spKxv1iMUV0SXm3lU8usnZX3h6c54MY0QSjHVoqcCyJB3GDloegH3pvcTJk fXVs/qglbZVDut9K+hq1WKpX7pVFqmYMYgQRx2++w+ZcHR26cQumFMTcP0xGOfLpf+ytT9c5Wnk PWOkgArNs9TFVxDMcnolnYEHlfK89UhFx4VoW1tH1H55/08b6/YEB3ASvn5gu X-Received: by 2002:a17:903:1b68:b0:2d6:e074:9cad with SMTP id d9443c01a7336-2d74dc2e8f5mr79395785ad.6.1787889058985; Thu, 27 Aug 2026 20:50:58 -0700 (PDT) X-Received: by 2002:a17:903:1b68:b0:2d6:e074:9cad with SMTP id d9443c01a7336-2d74dc2e8f5mr79394675ad.6.1787889058540; Thu, 27 Aug 2026 20:50:58 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3286f995e60sm1133357eec.22.2026.08.27.20.50.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Aug 2026 20:50:58 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Deepti Jaggi , Mukesh Savaliya , Yadu M G , Kuldeep Singh , Abel Vesa , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Bartosz Golaszewski , Shawn Guo Subject: [PATCH v13 5/6] arm64: dts: qcom: Add device tree for Nord Ride board Date: Fri, 28 Aug 2026 11:49:57 +0800 Message-ID: <20260828034958.3165-6-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260828034958.3165-1-shengchao.guo@oss.qualcomm.com> References: <20260828034958.3165-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODI4MDAyOSBTYWx0ZWRfX2cck4d6d7QQV HG4pMX04rtvyEWR0Gl4cMxOLOK2UjaG1y0ENf7kMW9rdcsxi23bZN5zp4YxPlNsLnuWA5RdA8xf l4D4VDAEFFvpgFmJXRyPoOU3AVn59Rj3yXaZ71jB2JfMMdvwIjT5vh1rD5OetgkP3u+xE5bTbHc IBMlRJaq8+rO6Q8xQWvP48OrsK8T5wI3a1WjmXyWsFkuRlR8Oi8PuhH3gfoYoEc2lzvattj1mTd xKmKQ3fBoeNy1KZJwJZac3qBRhXqiHv9gRhCI4DM30VVuQKi4gvhKh9SB1RU7vUdaCFspJPDSFU yk1nvkJk7vR2gYfY36H4Y8OU67IuTqm98BHHqZqAKqNnsPkYK30z5z+66qHLywP18LQDgBPO65U O6fckRE8MI63ZYMcYIMPoi2ihVYLqlWimnhhUkK0J8+NUyybdsXXzW7/wApp5HmgELcwSS1Ztnb 8IGBPY1P+rIeMKWZgrg== X-Proofpoint-ORIG-GUID: w5ZuFXC5dCv2pQvDzQVmZ49xQyM9xz0C X-Proofpoint-Spam-Info: AW1haW4tMjYwODI4MDAyOSBTYWx0ZWRfX+KbIwXfwxIAC BZM/wlYCXzjm3lhCbblEycxFn0wpBHYEBEOdaD3oT//iXZmc4pmUienI0LJE/+iIhGRrfFrtd7u 6Sm4Q8qvH5wyz/noIIFXvEmfIN0XmwI= X-Authority-Analysis: v=2.4 cv=faedDUQF c=1 sm=1 tr=0 ts=6a9105a3 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=2Hjw6vQzkyH4OD-tzjAA:9 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-GUID: w5ZuFXC5dCv2pQvDzQVmZ49xQyM9xz0C X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-28_01,2026-08-27_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 priorityscore=1501 phishscore=0 spamscore=0 impostorscore=0 lowpriorityscore=0 suspectscore=0 adultscore=0 malwarescore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608280029 Content-Type: text/plain; charset="utf-8" From: Deepti Jaggi Add initial device tree for the Qualcomm SA8797P Ride reference board, which is built on Nord GearVM variant. - Configure UART15 as the primary console and UART4 as the secondary serial port - Enable UFS storage support - Define thermal zones for PMIC dies, UFS, and two SDRAM sensors, all sourced from SCMI sensor protocol on channel 23 Signed-off-by: Deepti Jaggi Reviewed-by: Bartosz Golaszewski Tested-by: Yadu M G Signed-off-by: Shawn Guo --- arch/arm64/boot/dts/qcom/Makefile | 1 + arch/arm64/boot/dts/qcom/nord-ride.dts | 254 +++++++++++++++++++++++++ 2 files changed, 255 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/nord-ride.dts diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 1c86e7e98f55..d05920a0d5eb 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -160,6 +160,7 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D msm8998-sony-xperia-yoshin= o-lilac.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8998-sony-xperia-yoshino-maple.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8998-sony-xperia-yoshino-poplar.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8998-xiaomi-sagit.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D nord-ride.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D purwa-iot-evk.dtb =20 purwa-iot-evk-el2-dtbs :=3D purwa-iot-evk.dtb x1-el2.dtbo diff --git a/arch/arm64/boot/dts/qcom/nord-ride.dts b/arch/arm64/boot/dts/q= com/nord-ride.dts new file mode 100644 index 000000000000..1af4117d24d7 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/nord-ride.dts @@ -0,0 +1,254 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include "nord-gearvm.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. SA8797P Ride"; + compatible =3D "qcom,sa8797p-ride", "qcom,nord"; + + aliases { + i2c18 =3D &i2c18; + serial0 =3D &uart15; + serial1 =3D &uart4; + spi16 =3D &spi16; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + clocks { + xo_board_clk: xo-board-clk { + compatible =3D "fixed-clock"; + clock-frequency =3D <38400000>; + #clock-cells =3D <0>; + }; + + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + clock-frequency =3D <32000>; + #clock-cells =3D <0>; + }; + }; +}; + +&i2c18 { + status =3D "okay"; +}; + +&scmi3 { + status =3D "okay"; +}; + +&scmi9 { + status =3D "okay"; +}; + +&scmi10 { + status =3D "okay"; +}; + +&scmi11 { + status =3D "okay"; +}; + +&scmi23 { + status =3D "okay"; +}; + +&spi16 { + status =3D "okay"; +}; + +&thermal_zones { + pmic_kobra_thermal: pmic-a-die-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&scmi23_sensor 3>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmic_kai_0_thermal: pmic-e-die-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&scmi23_sensor 4>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmic_kai_1_thermal: pmic-f-die-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&scmi23_sensor 5>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmic_kai_2_thermal: pmic-g-die-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&scmi23_sensor 6>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmic_kai_3_thermal: pmic-h-die-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&scmi23_sensor 7>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmic_kai_4_thermal: pmic-i-die-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&scmi23_sensor 8>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmic_kai_5_thermal: pmic-j-die-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&scmi23_sensor 9>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmic_kai_6_thermal: pmic-k-die-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&scmi23_sensor 10>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmic_kai_7_thermal: pmic-l-die-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&scmi23_sensor 11>; + + trips { + trip0 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + }; + }; + + pmic_kai_ufs_thermal: ufs-thermal { + polling-delay-passive =3D <0>; + thermal-sensors =3D <&scmi23_sensor 0>; + + trips { + trip0 { + temperature =3D <105000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + + trip1 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "critical"; + }; + }; + }; + + pmic_kai_sdram0_thermal: sdram0-thermal { + polling-delay-passive =3D <0>; + thermal-sensors =3D <&scmi23_sensor 1>; + + trips { + trip0 { + temperature =3D <105000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + + trip1 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "critical"; + }; + }; + }; + + pmic_kai_sdram1_thermal: sdram1-thermal { + polling-delay-passive =3D <0>; + thermal-sensors =3D <&scmi23_sensor 2>; + + trips { + trip0 { + temperature =3D <105000>; + hysteresis =3D <5000>; + type =3D "passive"; + }; + + trip1 { + temperature =3D <115000>; + hysteresis =3D <5000>; + type =3D "critical"; + }; + }; + }; +}; + +&uart4 { + status =3D "okay"; +}; + +&uart15 { + status =3D "okay"; +}; + +&ufs_mem_hc { + status =3D "okay"; +}; --=20 2.43.0 From nobody Sat Sep 26 23:52:45 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E272A3B9D81 for ; Fri, 28 Aug 2026 03:51:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787889071; cv=none; b=cOqs8sF/JdkgKm/kAcrOouGYCEoVQqBkFqqHHTE0FRNAbiiv+Rxrr5bL/wHWvUh30NI/B7ZqXxbADwREgv5FycwLYe4aNBFi13tu6IO8veWs6rx8zt0/y4LiefNAexHK7wN2ZzG+N6k2J9/VBpvcdAckkf3WR8+A1oLTzOKT7Qs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787889071; c=relaxed/simple; bh=UaIDN6yWgs5pDz3PdB0xkxDt+8H0xlpb0fpd0mg/N18=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=LyUZxr/pl9S9LS65VUMp+pMOfhmIGzIvaCxFYY0nXzCadim1cB1G9dwjeKHs4r+8x6kmsnIiBNGNvlS/fO992YuoCj9POLEsFjyER58fdShhZbxz47ZegTnKyrh1Ehno5hFungzUCRV6ph2oUefiVOO4Xg+YbwKTErveouqbj+A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=cBHCMkvL; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Zn8tQzQt; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="cBHCMkvL"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Zn8tQzQt" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67S3Jwdd1876744 for ; Fri, 28 Aug 2026 03:51:07 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=o51iuA6uoiG dl/QkrCwawbC1+zsfZY/TN/8qfduP4rY=; b=cBHCMkvLYaGC0JCEiafFMQeT7bZ 72EQ5d9V4rdhIABEQtH/P9KdeqC7C4MK5Jaj2BLJvLAhx/K0yMaL9ue2WzrbjCL9 E1l3JD2xq9tPeQx/9+wNsf9nj5qwGxodXKE+pnzmXoadILIKR2tFXNZOqZUxSzzN INp7EZGF9x9cWP8ULTMbo5InB6Jcc6/w+f/b4oLHDN3lGSqidwc/csoRrBZSt97f SQL23WML3gNsSZonPI/vHuAXHMK3s+6161RZKJ6mEcIr7/gT34jRGsXy2jjJOi3B bxbGKKCBqMGc4G48+nWdwInbUq5B60JxO0wbUlVVIn+anBdczudLguwcFRA== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ganr6b9ap-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 28 Aug 2026 03:51:07 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-396b9ef3070so1403441a91.3 for ; Thu, 27 Aug 2026 20:51:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1787889067; x=1788493867; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=o51iuA6uoiGdl/QkrCwawbC1+zsfZY/TN/8qfduP4rY=; b=Zn8tQzQtUIcODRvFnpxob4QRBiHr+Sz40xBUDux69aPRtLyZgZci0OKHZUlHOgKZvO CHzODjq0MU/5DsIN4H9mgq08RAUQrr6te/8vxg+3klPEot9kJyVstB0cIHB6l+r5NWI5 icOM9x3c3RQmG62xRWzNtfkL8Nb5p/Y1HYIUd7OItHuuL3dB556Q7ekhmtmHcjYOYr/l AcVOTwbUB9kco+POprGI53j7ERf7uBZQkQGg404dyxTEuLP6fqMY00R69fCxYXkTIs2B 1ODY5NeyBXRPTtchNJGdlCGMpRLnAkZ/0K+J6Cpwg3YKqhx3hOFE8GWDV5fbFovdtKEF nMlg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787889067; x=1788493867; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=o51iuA6uoiGdl/QkrCwawbC1+zsfZY/TN/8qfduP4rY=; b=EjprZs2krzt6v0nHYDLrhyktr7yTzahtNvvT1ky1OsTNIbLxOPv4AzN3gawG71JIOc K/fojFfNEAm8XNzn+uj4b52bXcWuxhpR/bWW3ap3upbLJ78afae2Wlqk7lY1uf/3lVVh bC0Am52KWAorhMmWylCgfvwY3uOjRyHm0SgJ/ZbrJJx9WzIhXO9amh7q9Z3P+N4kMFV3 Osd8Ja34Fl8vZGbvsZ4nQSmNMHWaBlHyjOW6o55I908FkIbCNNOrPh6EgLchM0Zblbk4 YsZSg2roXw6a9UT7CH0uAAPxUmiagFApEfOjpNvDf5LQVOCCrHZ+PTnf0TJWPMT7zWQE uuFg== X-Forwarded-Encrypted: i=1; AHgh+RornAkJMFpmYooJf6A78jjLjLgzJNVyppbfrwkU1/KXEdT/z86gtlH6qJOC6TfEGZwShqHF7E6J3FBu/K8=@vger.kernel.org X-Gm-Message-State: AFuF++mDbMR5XqD3intfVcrXdnkn9y7+73p5Na4nAB7AIGmgiIGyPqPX j4Uxp76wxaZsYrm2TVSM7tSbhDWWcwJMM5DoPRsY3IXwINWbZtiFXUu8rV7NafW04biGR+rE/4q c/SWG5ASy+8fXA/A2GoBnw1OwJEpceetCS9kMnDQMZe6zdyHuWSdK15lyVHEXpOg6xwA= X-Gm-Gg: AR+sD10EiSiuc9bBbHltVaBGHDkwBRPpHlMUjDV0i5fWzy5RpKxrEX3ZuRBVjnC0H9u ijRc9C/4liLZj2ZKYueL8RFLPodwvyRlRfL3szChGNIrM3S1SJHOpZZ9xLfMku616/AtQkSlet8 BTTF8RnjrbM0bF9pKeImQedFFtdESZzp8y2/UE6ojRr3IYN2pUQTwYfK5fp1MA/DNyXA6qBwfmU zCBQHzqCOijeb8N6cxQ3sOxQ/Whx1mnWtKTodBNdvBQBU7kGINjjCS2qfPGj14eD9rdXhUqqD/w WECK03BCZiim8VNZNkBUahxLvZxzzi/L4xMYDNPEwlnaJXVvXCsJjll5O9/bwqReWQDBgupLZYa 2UQm+SAzMEP577ak5rNcB1+PMNk2/Iw0scJ10YO7aaU7M3j27a3pLfxly/FG+ X-Received: by 2002:a17:90b:448e:b0:38e:8300:af51 with SMTP id 98e67ed59e1d1-396d0dda88emr7521929a91.8.1787889063960; Thu, 27 Aug 2026 20:51:03 -0700 (PDT) X-Received: by 2002:a17:90b:448e:b0:38e:8300:af51 with SMTP id 98e67ed59e1d1-396d0dda88emr7521854a91.8.1787889063414; Thu, 27 Aug 2026 20:51:03 -0700 (PDT) Received: from QCOM-aGQu4IUr3Y.qualcomm.com (i-global052.qualcomm.com. [199.106.103.52]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3286f995e60sm1133357eec.22.2026.08.27.20.50.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Aug 2026 20:51:03 -0700 (PDT) From: Shawn Guo To: Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Deepti Jaggi , Mukesh Savaliya , Yadu M G , Kuldeep Singh , Abel Vesa , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo , Bartosz Golaszewski , Konrad Dybcio Subject: [PATCH v13 6/6] arm64: dts: qcom: Add device tree for Nord RRD board Date: Fri, 28 Aug 2026 11:49:58 +0800 Message-ID: <20260828034958.3165-7-shengchao.guo@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260828034958.3165-1-shengchao.guo@oss.qualcomm.com> References: <20260828034958.3165-1-shengchao.guo@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODI4MDAyOSBTYWx0ZWRfXyfDZVjjm4pF/ vkCiW5XwQWXh4DRrboJsdFoD1ELyjj+UxaxoioPbwLUylLruwPWTt6FOnWQf4XkcBKHMP1heWp/ 1SfP3vxziaCk6vdAw0AFNQZuuvjThtZcbd+m4Bta8IImGG76CBw2KWXaQ7u5GWk9F3sNbUtHhI7 /yv9CPP9n94T8fBlO4Ji9trS54ZspaHOtJKy/Gs0bbhWHMPKg6MjUDJGq2stMUQQVCFcCIG9RS6 zy2y8hAbbismA9SL3voBPRpoJXoKXmKI3xWD9sKX9wuChKR4tKyJjVePHALCFKZ21j1YftBVJeN E2VmGaoWFEn5zjKkAqNc+SVT5TTlkF7wk7iypHGH4Vqe0BIjuanuZivUaiDQsUkTlYzUtMptr30 HDKFRoj2T++8KqgH7GSbpjagZzaAjHdmt8CTxSAZ4Aa6SPwWByy+RA1Hv8eUpgKE5A8pIcEV3oZ 0yr26DurEIn9jcb3snA== X-Authority-Analysis: v=2.4 cv=d5DFDxjE c=1 sm=1 tr=0 ts=6a9105ab cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=7kUQgkP5GImsC5sEelMA:9 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-GUID: phvZAhnwaMq1-nkIpAeGWkIFN9CwnpX1 X-Proofpoint-ORIG-GUID: phvZAhnwaMq1-nkIpAeGWkIFN9CwnpX1 X-Proofpoint-Spam-Info: AW1haW4tMjYwODI4MDAyOSBTYWx0ZWRfXyhHhkfeJ9Hqi LDTYHXrhbU7VR/w0soW0d2R8nD1k4TajPZLTOkKHXM54TGaFvDwJtbFKnAer3Rehz366A5AYbfV EM9xUJNyAB8H4GXj4pgLznNI5td3RNk= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-28_01,2026-08-27_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 malwarescore=0 lowpriorityscore=0 impostorscore=0 clxscore=1015 priorityscore=1501 spamscore=0 adultscore=0 suspectscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608280029 Content-Type: text/plain; charset="utf-8" Add initial device tree for the Qualcomm Dragonwing IQ10 RRD (Robotics Reference Design) board, which is built on Nord Embedded variant. Enable the debug UART, UFS storage, PMICs, I2C and SPI. Co-developed-by: Bartosz Golaszewski Signed-off-by: Bartosz Golaszewski Reviewed-by: Konrad Dybcio Signed-off-by: Shawn Guo --- arch/arm64/boot/dts/qcom/Makefile | 1 + arch/arm64/boot/dts/qcom/nord-rrd.dts | 548 ++++++++++++++++++++++++++ 2 files changed, 549 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/nord-rrd.dts diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index d05920a0d5eb..38d326644146 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -161,6 +161,7 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D msm8998-sony-xperia-yoshin= o-maple.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8998-sony-xperia-yoshino-poplar.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8998-xiaomi-sagit.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D nord-ride.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D nord-rrd.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D purwa-iot-evk.dtb =20 purwa-iot-evk-el2-dtbs :=3D purwa-iot-evk.dtb x1-el2.dtbo diff --git a/arch/arm64/boot/dts/qcom/nord-rrd.dts b/arch/arm64/boot/dts/qc= om/nord-rrd.dts new file mode 100644 index 000000000000..a2a19f2304fa --- /dev/null +++ b/arch/arm64/boot/dts/qcom/nord-rrd.dts @@ -0,0 +1,548 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include +#include + +#include "nord-embedded.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. IQ10 RRD"; + compatible =3D "qcom,iq10-rrd", "qcom,nord"; + + aliases { + serial0 =3D &uart15; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + clocks { + xo_board: xo-board-clk { + compatible =3D "fixed-clock"; + clock-frequency =3D <38400000>; + #clock-cells =3D <0>; + }; + + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + clock-frequency =3D <32000>; + #clock-cells =3D <0>; + }; + + bi_tcxo_div2: bi-tcxo-div2-clk { + compatible =3D "fixed-factor-clock"; + #clock-cells =3D <0>; + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-mult =3D <1>; + clock-div =3D <2>; + }; + + bi_tcxo_ao_div2: bi-tcxo-ao-div2-clk { + compatible =3D "fixed-factor-clock"; + #clock-cells =3D <0>; + clocks =3D <&rpmhcc RPMH_CXO_CLK_A>; + clock-mult =3D <1>; + clock-div =3D <2>; + }; + }; +}; + +&apps_rsc { + /* PMIC A - Kobra_MM (PMM8650AU) - SID 0x0, Bus E0 */ + regulators-0 { + compatible =3D "qcom,pmm8654au-rpmh-regulators"; + qcom,pmic-id =3D "A_E0"; + + vreg_l4a_1p2: ldo4 { + regulator-name =3D "vreg_l4a_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l6a_1p2: ldo6 { + regulator-name =3D "vreg_l6a_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l7a_1p2: ldo7 { + regulator-name =3D "vreg_l7a_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l8a_1p8: ldo8 { + regulator-name =3D "vreg_l8a_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s1a_vdd2h_l: smps1 { + regulator-name =3D "vreg_s1a_vdd2h_l"; + regulator-min-microvolt =3D <900000>; + regulator-max-microvolt =3D <1100000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + + vreg_s3a_1p8: smps3 { + regulator-name =3D "vreg_s3a_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + + vreg_s5a_mv: smps5 { + regulator-name =3D "vreg_s5a_mv"; + regulator-min-microvolt =3D <1328000>; + regulator-max-microvolt =3D <1370000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + + vreg_s6a_vddq_l: smps6 { + regulator-name =3D "vreg_s6a_vddq_l"; + regulator-min-microvolt =3D <500000>; + regulator-max-microvolt =3D <570000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s8a_vdda_ebi: smps8 { + regulator-name =3D "vreg_s8a_vdda_ebi"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + }; + + /* PMIC E - Kai_MV - SID 0x4, Bus E0 */ + regulators-1 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "E_E0"; + + vreg_l1e_0p9: ldo1 { + regulator-name =3D "vreg_l1e_0p9"; + regulator-min-microvolt =3D <936000>; + regulator-max-microvolt =3D <936000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2e_0p9: ldo2 { + regulator-name =3D "vreg_l2e_0p9"; + regulator-min-microvolt =3D <936000>; + regulator-max-microvolt =3D <936000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3e_1p8: ldo3 { + regulator-name =3D "vreg_l3e_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s1e_nsp3: smps1 { + regulator-name =3D "vreg_s1e_nsp3"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s7e_mxa: smps7 { + regulator-name =3D "vreg_s7e_mxa"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + }; + + /* PMIC F - Kai_MV - SID 0x5, Bus E0 */ + regulators-2 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "F_E0"; + + vreg_l1f_vdd2l: ldo1 { + regulator-name =3D "vreg_l1f_vdd2l"; + regulator-min-microvolt =3D <904000>; + regulator-max-microvolt =3D <904000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3f_vdd1: ldo3 { + regulator-name =3D "vreg_l3f_vdd1"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s1f_nsp1: smps1 { + regulator-name =3D "vreg_s1f_nsp1"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s7f_lv_sub: smps7 { + regulator-name =3D "vreg_s7f_lv_sub"; + regulator-min-microvolt =3D <1036000>; + regulator-max-microvolt =3D <1136000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + + vreg_s8f_vddq_h: smps8 { + regulator-name =3D "vreg_s8f_vddq_h"; + regulator-min-microvolt =3D <500000>; + regulator-max-microvolt =3D <570000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + /* PMIC G - Kai_MV - SID 0x6, Bus E0 */ + regulators-3 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "G_E0"; + + vreg_l2g_0p7: ldo2 { + regulator-name =3D "vreg_l2g_0p7"; + regulator-min-microvolt =3D <752000>; + regulator-max-microvolt =3D <752000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s1g_nsp0: smps1 { + regulator-name =3D "vreg_s1g_nsp0"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s5g_vdd2h_h: smps5 { + regulator-name =3D "vreg_s5g_vdd2h_h"; + regulator-min-microvolt =3D <1080000>; + regulator-max-microvolt =3D <1150000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + }; + }; + + /* PMIC H - Kai_MV - SID 0x7, Bus E0 */ + regulators-4 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "H_E0"; + + vreg_l1h_0p9: ldo1 { + regulator-name =3D "vreg_l1h_0p9"; + regulator-min-microvolt =3D <904000>; + regulator-max-microvolt =3D <904000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2h_1p2: ldo2 { + regulator-name =3D "vreg_l2h_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + }; + + vreg_s1h_nsp2: smps1 { + regulator-name =3D "vreg_s1h_nsp2"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s5h_mxc: smps5 { + regulator-name =3D "vreg_s5h_mxc"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + /* PMIC I - Kai_MV - SID 0x8, Bus E0 */ + regulators-5 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "I_E0"; + + vreg_l1i_0p9: ldo1 { + regulator-name =3D "vreg_l1i_0p9"; + regulator-min-microvolt =3D <912000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + }; + + vreg_l2i_1p2: ldo2 { + regulator-name =3D "vreg_l2i_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3i_2p5: ldo3 { + regulator-name =3D "vreg_l3i_2p5"; + regulator-min-microvolt =3D <2504000>; + regulator-max-microvolt =3D <2504000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s2i_gfx0: smps2 { + regulator-name =3D "vreg_s2i_gfx0"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s7i_mm: smps7 { + regulator-name =3D "vreg_s7i_mm"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + /* PMIC J - Kai_MV - SID 0x9, Bus E0 */ + regulators-6 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "J_E0"; + + vreg_s7j_gfx1: smps7 { + regulator-name =3D "vreg_s7j_gfx1"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + /* PMIC K - Kai_MV - SID 0xA, Bus E0 */ + regulators-7 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "K_E0"; + + vreg_l1k_vdd2l: ldo1 { + regulator-name =3D "vreg_l1k_vdd2l"; + regulator-min-microvolt =3D <904000>; + regulator-max-microvolt =3D <904000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2k_0p9: ldo2 { + regulator-name =3D "vreg_l2k_0p9"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <880000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3k_vdd1: ldo3 { + regulator-name =3D "vreg_l3k_vdd1"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-always-on; + regulator-boot-on; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + /* PMIC L - Kai_MV - SID 0xB, Bus E0 */ + regulators-8 { + compatible =3D "qcom,pmau0102-rpmh-regulators"; + qcom,pmic-id =3D "L_E0"; + + vreg_l3l_1p8: ldo3 { + regulator-name =3D "vreg_l3l_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s1l_nsp_mxc: smps1 { + regulator-name =3D "vreg_s1l_nsp_mxc"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s2l_cx: smps2 { + regulator-name =3D "vreg_s2l_cx"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; +}; + +&i2c7 { + clock-frequency =3D <400000>; + + status =3D "okay"; + + rtc@32 { + compatible =3D "epson,rx8900"; + reg =3D <0x32>; + }; +}; + +&qupv3_0 { + firmware-name =3D "qcom/nord/qupv3fw.elf"; + + status =3D "okay"; +}; + +&qupv3_1 { + firmware-name =3D "qcom/nord/qupv3fw.elf"; + + status =3D "okay"; +}; + +&qupv3_2 { + firmware-name =3D "qcom/nord/qupv3fw.elf"; + + status =3D "okay"; +}; + +&spi16 { + status =3D "okay"; +}; + +&uart4 { + status =3D "okay"; +}; + +&uart15 { + status =3D "okay"; +}; + +&ufs_mem_hc { + reset-gpios =3D <&tlmm 181 GPIO_ACTIVE_LOW>; + + vcc-supply =3D <&vreg_l3i_2p5>; + vcc-max-microamp =3D <1300000>; + vccq-supply =3D <&vreg_l2i_1p2>; + vccq-max-microamp =3D <1200000>; + + status =3D "okay"; +}; + +&ufs_mem_phy { + vdda-phy-supply =3D <&vreg_l1i_0p9>; + vdda-pll-supply =3D <&vreg_l2h_1p2>; + + status =3D "okay"; +}; --=20 2.43.0