From nobody Mon Sep 28 11:39:58 2026 Received: from mail-pl1-f176.google.com (mail-pl1-f176.google.com [209.85.214.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DA21328B7C8 for ; Sat, 22 Aug 2026 16:09:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.176 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787414959; cv=none; b=XMSLxUbK9zKsyMHzoqKopG6INNlScJ8qDj2MCsxXC1rN/EUVlPgHgJVGFhZ0w3mjLmanPxBOIRiOcY27D7LFlRvFGbcdBOzGp+zpZ0YiviycWCfvJqCgIQL0E74COM95GqSTykAr/Tcjk6AIXg3uQY+/kYipb9orWqeEbe9tJZw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787414959; c=relaxed/simple; bh=kdC6x95hcZcj7NjvRK20sOu8F6ePIwl0dUoUel+qQcU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=Ud/LYfiSrGcomWcJXoWUzgkIw5DUOz36AIpQDo6Fd/20J5l+8HAiz4oC2kASSfhEIOWfWX4Ba9/btRnVm7ufolN+AyD5AROwI6ZYrhB8CgyklXbK2f0orO2mp9pLef1DyoZppDc3oKBgE8JbfBkdhIsMM1g3oN05RtXJRd0YWFE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=hQiuQSCh; arc=none smtp.client-ip=209.85.214.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hQiuQSCh" Received: by mail-pl1-f176.google.com with SMTP id d9443c01a7336-2d30c22b1eeso1640265ad.0 for ; Sat, 22 Aug 2026 09:09:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787414957; x=1788019757; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:content-type :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to:content-type; bh=kUt1Yy+gfMqSHh0mIQ788tGW8A4V2/g80J8oxMhPMHA=; b=hQiuQSChxUKG0yBZ/Cb7sOlF4t5iSFotY3CBS8n3k1vO2ciLXkOi47TX5s1jE+T2Lj 2Impk6JNzHK8h4fBrBCB1zLZqybOfE1Z4FwPMrGc4LpM8VZDMRBbrNCUG5ZgNwSYtCpd +Jr/kr6VnT4Q2MQt0u+KV9BIv9dqVR8P7wHA7UApbPCG+Cm1JQVGlRbzrbLw01Adef0A dP5NGye2+HmlVNuK9vErwhghCXbEkSRTQfMJgCR+MwG8+kfGyrhow0Jlgt5QssyyheiZ tNWqlNc2GmR0e1nbzD/YvVnvItpC44GlkiXujCP9UZEAgmDLjxzjVq3HJIFqijVyM4wV rmqQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787414957; x=1788019757; h=cc:to:message-id:content-transfer-encoding:content-type :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to:content-type; bh=kUt1Yy+gfMqSHh0mIQ788tGW8A4V2/g80J8oxMhPMHA=; b=oXTTN9n45lknzwLqvp6p9CYVuFt5p+/Jkxwa902mxE55mzMb4KOJMpCwBVD7vhISl3 h3AEDS/YSukP6WPJt8OQChcX9A579mHvmHc4xuVit2J/X7x9oGA6j9INpI4c7ODCHs31 Y/6E7CYwIswQe2WM4nniU8ELJ6H8TDZVX+Tg4v+9goepZcWXvtSAXvkDDnxA8LmDuNyD /HDeHzchgU4FquFg9VquXB4t/B941nqBkooNCwzh49kVm8qCodLrzhGPGdo0zbEmmMAN cGL2cTb49P4xs67RJXvSr2qEKScF/iBH+6g7nxPVwgfG+dSi6lTCsPkBbsyLIXy+PvuO 0GQA== X-Forwarded-Encrypted: i=1; AHgh+RokP/RPWB4XBZlfuBsDExwJbkRH+NaHBJuEKojWVgMO16vqf49h0fKflQyffOl8WCA+saTrSZ6+3tl4nnM=@vger.kernel.org X-Gm-Message-State: AFuF++mgKOTp2u81xTy7xZL/1XbqB0ZnLXhr4cFapn5rnPO7fNhJpIQD Fi822l0EyiuU2sUt9FSI8rXk1gz/MV4+OMX05SbIjMt+1LRpLnylUvXeKTnSbw== X-Gm-Gg: AR+sD13M2ptYJlkcBU7DOkCizIODolPLzk42oP8KxhSh3qRLVnGo95R3uh6eDeiU69b pVULPtjtdnRNCpsCOUXTmvn8gui3DtlCPmoaLCuj1YBdUi3jA+7D6nV/sOWFRcpoLDDy+LIrodL nVrQP7p1us7s8pocox7+6wBdawrsKNXTkZkFFEYI2Z/vaL9TKCNxYOPdavs0onnJ2q0MgFzl2RH cd+Y54zrdf46M+o5Fvod/76MHwf9jODnAiuAOT6N4ItPvb0Tfb50kwgjUkyTxaCa/cpuPH+yNhp LBBG8tWoM2MiW6JQ+p76sU3tasMyHP+o7jq7ln5xDyHAfYO9VOqEgbknm1RIgpg3kbNDR1RjPTg lCCrluBYDJ8lB0f/YmY2NeeHgjZRLe2z94awIcSUYpew/ARGeF431bff98BD1Ur+LAg5o+JUy2h VSshfcI+obOB1AoiPF5Sia3puCfijVz+wd+STC/EyZVsLl1e/sSAjKuA/p3ZwGTcDo/Abv3As= X-Received: by 2002:a17:903:1b65:b0:2d5:3f09:4126 with SMTP id d9443c01a7336-2d64b13195dmr133230135ad.4.1787414957087; Sat, 22 Aug 2026 09:09:17 -0700 (PDT) Received: from [10.66.141.252] ([2409:40c2:5436:fa17:e408:579e:d06b:ea4]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-327f920659csm13104481eec.20.2026.08.22.09.09.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 22 Aug 2026 09:09:16 -0700 (PDT) From: Bhargav Joshi Date: Sat, 22 Aug 2026 21:39:02 +0530 Subject: [PATCH v2] dt-bindings: pinctrl: ti,pinctrl-palmas: Convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260822-ti-pinctrl-palmas-v2-1-501c9c670e4f@gmail.com> X-B4-Tracking: v=1; b=H4sIAAAAAAAC/32NTQ6CMBBGr0Jm7RgYEMWV9zAsRjrAJPw0bUM0p He3cgCX7yXf+3bw4lQ83LMdnGzqdV0S0CmDbuRlEFSTGCinOr8RYVC0unTBTWh5mtmjyKUWarg 0VQlpZ530+j6azzbxqD6s7nNcbMXP/qttBRbIlakaufZk+PUYZtbp3K0ztDHGLwMYtNqyAAAA X-Change-ID: 20260822-ti-pinctrl-palmas-ee56e29a3d43 To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Laxman Dewangan Cc: linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, goledhruva@gmail.com, m-chawdhry@ti.com, daniel.baluta@gmail.com, simona.toaca@nxp.com, j.bhargav.u@gmail.com X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1787414949; l=10808; i=j.bhargav.u@gmail.com; h=from:subject:message-id; bh=kdC6x95hcZcj7NjvRK20sOu8F6ePIwl0dUoUel+qQcU=; b=dXP38fstpOQgyvcz387fCGKyA9FUpsnebSAN9Yj1CgFP2c3HRbOzCDrvgkxBY5Maxioei1c1+ JV+9Uq9RgfQAocRpLKtFghpcjhgzmS3IlrtPbDSDITQd4R44FDvyRbU X-Developer-Key: i=j.bhargav.u@gmail.com; a=ed25519; pk=IqNDwUZKECEA+n8wXctFLBbYL9NhFstZNbOznm/nX1k= Convert TI Palmas pin control text binding to DT schema. The legacy binding allowed any subnode name. Restrict them to standard prefixes to prevent the validator from accidentally evaluating standard integer properties (like phandle) as child nodes. Signed-off-by: Bhargav Joshi --- Changes in v2: - Removed legacy text binding which was not removed accidently in v1 - Link to v1: https://lore.kernel.org/r/20260822-ti-pinctrl-palmas-v1-1-a4d= 49e7f2dab@gmail.com --- .../devicetree/bindings/pinctrl/pinctrl-palmas.txt | 105 ------------- .../bindings/pinctrl/ti,palmas-pinctrl.yaml | 175 +++++++++++++++++= ++++ 2 files changed, 175 insertions(+), 105 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/pinctrl-palmas.txt b= /Documentation/devicetree/bindings/pinctrl/pinctrl-palmas.txt deleted file mode 100644 index c28d4eb83b76..000000000000 --- a/Documentation/devicetree/bindings/pinctrl/pinctrl-palmas.txt +++ /dev/null @@ -1,105 +0,0 @@ -Palmas Pincontrol bindings - -The pins of Palmas device can be set on different option and provides -the configuration for Pull UP/DOWN, open drain etc. - -Required properties: -- compatible: It must be one of following: - - "ti,palmas-pinctrl" for Palma series of the pincontrol. - - "ti,tps65913-pinctrl" for Palma series device TPS65913. - - "ti,tps80036-pinctrl" for Palma series device TPS80036. - -Please refer to pinctrl-bindings.txt in this directory for details of the -common pinctrl bindings used by client devices, including the meaning of t= he -phrase "pin configuration node". - -Palmas's pin configuration nodes act as a container for an arbitrary numbe= r of -subnodes. Each of these subnodes represents some desired configuration for= a -list of pins. This configuration can include the mux function to select on -those pin(s), and various pin configuration parameters, such as pull-up, -open drain. - -The name of each subnode is not important; all subnodes should be enumerat= ed -and processed purely based on their content. - -Each subnode only affects those parameters that are explicitly listed. In -other words, a subnode that lists a mux function but no pin configuration -parameters implies no information about any pin configuration parameters. -Similarly, a pin subnode that describes a pullup parameter implies no -information about e.g. the mux function. - -Optional properties: -- ti,palmas-enable-dvfs1: Enable DVFS1. Configure pins for DVFS1 mode. - Selection primary or secondary function associated to I2C2_SCL_SCE, - I2C2_SDA_SDO pin/pad for DVFS1 interface -- ti,palmas-enable-dvfs2: Enable DVFS2. Configure pins for DVFS2 mode. - Selection primary or secondary function associated to GPADC_START - and SYSEN2 pin/pad for DVFS2 interface -- ti,palmas-override-powerhold: This is applicable for PMICs for which - GPIO7 is configured in POWERHOLD mode which has higher priority - over DEV_ON bit and keeps the PMIC supplies on even after the DEV_ON - bit is turned off. This property enables driver to over ride the - POWERHOLD value to GPIO7 so as to turn off the PMIC in power off - scenarios. So for GPIO7 if ti,palmas-override-powerhold is set - then the GPIO_7 field should never be muxed to anything else. - It should be set to POWERHOLD by default and only in case of - power off scenarios the driver will over ride the mux value. - -This binding uses the following generic properties as defined in -pinctrl-bindings.txt: - -Required: pins -Options: function, bias-disable, bias-pull-up, bias-pull-down, - drive-open-drain. - -Note that many of these properties are only valid for certain specific pin= s. -See the Palmas device datasheet for complete details regarding which pins -support which functionality. - -Valid values for pin names are: - gpio0, gpio1, gpio2, gpio3, gpio4, gpio5, gpio6, gpio7, gpio8, gpio9, - gpio10, gpio11, gpio12, gpio13, gpio14, gpio15, vac, powergood, - nreswarm, pwrdown, gpadc_start, reset_in, nsleep, enable1, enable2, - int. - -Valid value of function names are: - gpio, led, pwm, regen, sysen, clk32kgaudio, id, vbus_det, chrg_det, - vac, vacok, powergood, usb_psel, msecure, pwrhold, int, nreswarm, - simrsto, simrsti, low_vbat, wireless_chrg1, rcm, pwrdown, gpadc_start, - reset_in, nsleep, enable. - -There are 4 special functions: opt0, opt1, opt2 and opt3. If any of these -functions is selected then directly pins register will be written with 0, = 1, 2 -or 3 respectively if it is valid for that pins or list of pins. - -Example: - palmas: tps65913 { - .... - pinctrl { - compatible =3D "ti,tps65913-pinctrl"; - ti,palmas-enable-dvfs1; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&palmas_pins_state>; - - palmas_pins_state: pinmux { - gpio0 { - pins =3D "gpio0"; - function =3D "id"; - bias-pull-up; - }; - - vac { - pins =3D "vac"; - function =3D "vacok"; - bias-pull-down; - }; - - gpio5 { - pins =3D "gpio5"; - function =3D "opt0"; - drive-open-drain =3D <1>; - }; - }; - }; - .... - }; diff --git a/Documentation/devicetree/bindings/pinctrl/ti,palmas-pinctrl.ya= ml b/Documentation/devicetree/bindings/pinctrl/ti,palmas-pinctrl.yaml new file mode 100644 index 000000000000..c07e3a782ef0 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/ti,palmas-pinctrl.yaml @@ -0,0 +1,175 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/ti,palmas-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI Palmas Pincontrol + +maintainers: + - Laxman Dewangan + +description: + The pins of Palmas device can be set on different option and provides + the configuration for Pull UP/DOWN, open drain etc. + +allOf: + - $ref: pinctrl.yaml# + +properties: + compatible: + enum: + - ti,palmas-pinctrl + - ti,tps65913-pinctrl + - ti,tps80036-pinctrl + + ti,palmas-enable-dvfs1: + type: boolean + description: + Enable DVFS1. Configure pins for DVFS1 mode. + Selection primary or secondary function associated to I2C2_SCL_SCE, + I2C2_SDA_SDO pin/pad for DVFS1 interface. + + ti,palmas-enable-dvfs2: + type: boolean + description: + Enable DVFS2. Configure pins for DVFS2 mode. + Selection primary or secondary function associated to GPADC_START + and SYSEN2 pin/pad for DVFS2 interface. + + ti,palmas-override-powerhold: + type: boolean + description: + This is applicable for PMICs for which GPIO7 is configured in POWERH= OLD + mode which has higher priority over DEV_ON bit and keeps the PMIC + supplies on even after the DEV_ON bit is turned off. This property e= nables + driver to over ride the POWERHOLD value to GPIO7 so as to turn off t= he PMIC + in power off scenarios. So for GPIO7 if ti,palmas-override-powerhold= is set + then the GPIO_7 field should never be muxed to anything else. + It should be set to POWERHOLD by default and only in case of + power off scenarios the driver will over ride the mux value. + +patternProperties: + '^(pinmux|pins?-[a-z0-9-]+)$': + type: object + additionalProperties: false + patternProperties: + '^(pin.*|gpio[0-9]+|vac|powergood|nreswarm|pwrdown|gpadc_start|reset= _in|nsleep|enable[12]|int)$': + type: object + allOf: + - $ref: /schemas/pinctrl/pinmux-node.yaml + - $ref: /schemas/pinctrl/pincfg-node.yaml + additionalProperties: false + properties: + pins: + items: + enum: + - gpio0 + - gpio1 + - gpio2 + - gpio3 + - gpio4 + - gpio5 + - gpio6 + - gpio7 + - gpio8 + - gpio9 + - gpio10 + - gpio11 + - gpio12 + - gpio13 + - gpio14 + - gpio15 + - vac + - powergood + - nreswarm + - pwrdown + - gpadc_start + - reset_in + - nsleep + - enable1 + - enable2 + - int + + function: + description: + Selects the mux function. There are 4 special functions opt0, + opt1, opt2 and opt3. If any of these functions is selected t= hen + directly pins register will be written with 0, 1, 2 or 3 + respectively if it is valid for that pin or list of pins. + enum: + - gpio + - led + - pwm + - regen + - sysen + - clk32kgaudio + - id + - vbus_det + - chrg_det + - vac + - vacok + - powergood + - usb_psel + - msecure + - pwrhold + - int + - nreswarm + - simrsto + - simrsti + - low_vbat + - wireless_chrg1 + - rcm + - pwrdown + - gpadc_start + - reset_in + - nsleep + - enable + - opt0 + - opt1 + - opt2 + - opt3 + + bias-disable: true + bias-pull-up: true + bias-pull-down: true + drive-open-drain: true + + required: + - pins + +required: + - compatible + +additionalProperties: false + +examples: + - | + pmic { + pinctrl { + compatible =3D "ti,tps65913-pinctrl"; + ti,palmas-enable-dvfs1; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&palmas_pins_state>; + + pinmux { + gpio0 { + pins =3D "gpio0"; + function =3D "id"; + bias-pull-up; + }; + + vac { + pins =3D "vac"; + function =3D "vacok"; + bias-pull-down; + }; + + gpio5 { + pins =3D "gpio5"; + function =3D "opt0"; + drive-open-drain =3D <1>; + }; + }; + }; + }; --- base-commit: 818bebeb63dd6bf5f4e07e145f6cdbace520a34c change-id: 20260822-ti-pinctrl-palmas-ee56e29a3d43 Best regards, -- =20 Bhargav