From nobody Mon Sep 28 16:21:39 2026 Received: from mail-wr1-f42.google.com (mail-wr1-f42.google.com [209.85.221.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6EA0643F0B2 for ; Thu, 20 Aug 2026 12:25:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228755; cv=none; b=gJYWeSZEZEFj5DRcPcLukthAgxaXEBUkwXhLvdyvIJcyBKEFTvkFZ0PXvB09aN0Q8nzbccgiT72KhL6ZnTnC3gGQKL87C7ZoOHxm89TWFPiEKofh3p9qJIrYTP1/49g1TVXXBbbJJdiuaTxQADJBpxgDYRRqkZ9U2ziL1q25Xj8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228755; c=relaxed/simple; bh=tfTNd5tjFz9L3yETKktoI1guJcDo130AJeYFbFp3xqU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=CykiYnxhxL2DLQ6r2efXWr5ASIzZXLRxbv0BNeLGXxcEdkFD3wwAFv6cseYbITwZoX6ZV/cibDOQE6LoyZuQRMRmajmQb1xuyZwvUG/uGd/pklhaeAS5ILGJrdXky3RF+3zc0w+kjNiUMZhx3AePJNABeRWyxOB4O9DnaEhMGvc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ZgVMhno2; arc=none smtp.client-ip=209.85.221.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZgVMhno2" Received: by mail-wr1-f42.google.com with SMTP id ffacd0b85a97d-47fe2d179e2so1455942f8f.1 for ; Thu, 20 Aug 2026 05:25:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787228751; x=1787833551; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=8IxgyMnm2Ery9SpdEpzGlw+pytPm84L4YPgJiijvQrI=; b=ZgVMhno2QaNMwLTiXdlwRcP/jtOJCaZCd7Iq0fuJE4H6TWjFuU0hVw59yXw7Qdt4Kt S45NpwNWnJDNg3FSH4PLkpXXgDanX+lz4MGe58L4pb+heCVmNhYntVPgZvYGJFNMVWGK QTMweDWNVXOoTXzS2wXSN2wc9DJNVdZL0qNb1TRoQOzaoS74MjAPYwxrjYZPStCdpLp7 0nJB3Djw+3YyGt5gszqeKZ2ucxWX4gsJzP9/Debv0W21kQ6f9fXSHeRdjyKxCBfHjhdL NCvBrrhEx4hAQ1QPrYn3xAAEXealQwY2WbcbSy/HUA+d7YRUgHonTls1LkOHxQxpLbL+ 4qHw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787228751; x=1787833551; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=8IxgyMnm2Ery9SpdEpzGlw+pytPm84L4YPgJiijvQrI=; b=Wgc0BoK+Asf4iqY0pHQoWSTtMd7/vZ+OvzT6PpNx9xcrYKBSGO40Vmp/d4GS7HT6Re veIpZCQ7F75gA6U145EXYdcdmQRD+z5s4S4QpWtYI0fBeQUrRszW7K64lq4KvzwS2ogA 4/k5Um4bcgGz8mmRKnnYn6ecQpWVSruCcEpM+AcuOBaELkOW4BSQP6XWYKECIMv9oxhz bJY2aEh1FwRT7YytLNnpjgWUluanCdS6id/gnKR+tOabbubgkJXmYkHNhi4AaVPqSAtj pdICNj/JtYPmNujQZWhus9AxaUDdQ0nHTef3fAAJGDf7yyV5KMFRAszfmHZMkXFR0j12 hs4g== X-Forwarded-Encrypted: i=1; AHgh+Rp+LI+iavKQGgXIkCkme+8OPl3l2aIdri7bIR6Wq3aPsvY/DvHBdlXJbqYhjNo3n8tJMZ9aYZ2yC+ehftg=@vger.kernel.org X-Gm-Message-State: AOJu0Yw76iLJ034zsHaVSWRAM3Bjo0g7yroEIsQqPwnL9zxgGkGbA51Z HnsguyfkjVv/xShXKGvsyCoRC5CzFMl5Y5XpSo/J4J0DW/mMvPWEpFGr X-Gm-Gg: AR+sD13v06OBZf6V6ye236O2Hgn6hHQ3iu7BgdEFDm1GX93mSZX4GaEfkZPkmpXvAr/ 21jG7iF31Cjfp/2shpPX/VAlyfRFejubXDY/cCi6v6r8cEL/bWFWjEAhhJN6xHN/ynTouODIMG+ kED9Y2V0tBktU+a4Rysb2/0bSJ8fjhXPpSfOSSjDsZ63qDQcoHDzVyc0E72CBm3cCqyB5aVe8si IO7jQCwL3mVKmCXBzzmigm2CJ6EwWV08xiAgU41x8kU0uNntZuBas5pEPbPJZG1/W0KtrlRdzkc 5xzmS2vFZUzHQ+GYO5V0HSqH2iWjwwIwbp16+5ymy6nvKvCONPRUDvX423X7TBKY/2qjCbJcOHH 5Nk1xZS+p5L1fyTRgvoFWAp/0VJsCkwV1Pn5cAx/mSSXTz8uJUlyMVZ9A0eqI7quygLe4MxjSaC 4xtjDBD5q8VZ0FnapwrIrwnaJsWAnegKJ5CwAhI5LfFibamAg+x+g8bQ== X-Received: by 2002:a05:600c:5288:b0:490:e5c1:b8bf with SMTP id 5b1f17b1804b1-499aa1ea46dmr243508505e9.13.1787228750345; Thu, 20 Aug 2026 05:25:50 -0700 (PDT) Received: from luca-vm.. ([81.56.18.151]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499ab2a8b34sm170494645e9.8.2026.08.20.05.25.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Aug 2026 05:25:49 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , Krzysztof Kozlowski , AngeloGioacchino Del Regno , Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sen Chu , Sean Wang , Macpaul Lin , Lee Jones , Matthias Brugger , Liam Girdwood , Mark Brown , Linus Walleij , Val Packett , Julien Massot , Fabien Parent , Akari Tsuyukusa , Chen Zhong , linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, mfd@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org Subject: [PATCH v9 1/9] dt-bindings: mfd: mt6397: Add MT6392 PMIC Date: Thu, 20 Aug 2026 14:19:59 +0200 Message-ID: <20260820122242.120039-2-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260820122242.120039-1-l.scorcia@gmail.com> References: <20260820122242.120039-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Describe the MT6392 PMIC and its RTC and regulator devices. This device is mostly based on MT6323 with some similarities to MT6397 and is usually found on boards using the MT8516/MT8167 SoC. Signed-off-by: Luca Leonardo Scorcia Reviewed-by: Krzysztof Kozlowski Reviewed-by: AngeloGioacchino Del Regno --- .../bindings/mfd/mediatek,mt6397.yaml | 75 +++++++++++++++++++ 1 file changed, 75 insertions(+) diff --git a/Documentation/devicetree/bindings/mfd/mediatek,mt6397.yaml b/D= ocumentation/devicetree/bindings/mfd/mediatek,mt6397.yaml index 3cbc0dc12c31..fd4b41bd3716 100644 --- a/Documentation/devicetree/bindings/mfd/mediatek,mt6397.yaml +++ b/Documentation/devicetree/bindings/mfd/mediatek,mt6397.yaml @@ -40,6 +40,10 @@ properties: - mediatek,mt6358 - mediatek,mt6359 - mediatek,mt6397 + - items: + - enum: + - mediatek,mt6392 + - const: mediatek,mt6323 - items: - enum: - mediatek,mt6366 @@ -72,6 +76,10 @@ properties: - mediatek,mt6331-rtc - mediatek,mt6358-rtc - mediatek,mt6397-rtc + - items: + - enum: + - mediatek,mt6392-rtc + - const: mediatek,mt6323-rtc - items: - enum: - mediatek,mt6359-rtc @@ -99,6 +107,7 @@ properties: - mediatek,mt6331-regulator - mediatek,mt6358-regulator - mediatek,mt6359-regulator + - mediatek,mt6392-regulator - mediatek,mt6397-regulator - items: - enum: @@ -663,3 +672,69 @@ examples: compatible =3D "mediatek,mt6397-rtc"; }; }; + + - | + #include + #include + + pmic { + compatible =3D "mediatek,mt6392", "mediatek,mt6323"; + + interrupts-extended =3D <&pio 28 IRQ_TYPE_LEVEL_HIGH>; + interrupt-controller; + #interrupt-cells =3D <2>; + + keys { + compatible =3D "mediatek,mt6392-keys"; + + key-power { + linux,keycodes =3D ; + wakeup-source; + }; + + key-home { + linux,keycodes =3D ; + wakeup-source; + }; + }; + + pinctrl { + compatible =3D "mediatek,mt6392-pinctrl"; + + gpio-controller; + #gpio-cells =3D <2>; + }; + + regulators { + compatible =3D "mediatek,mt6392-regulator"; + + vproc { + regulator-allowed-modes =3D <0 1>; + regulator-initial-mode =3D <0>; + regulator-min-microvolt =3D < 700000>; + regulator-max-microvolt =3D <1350000>; + regulator-always-on; + regulator-boot-on; + }; + + // ... + + vadc18 { + regulator-allowed-modes =3D <0 2>; + regulator-initial-mode =3D <0>; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + vefuse { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2000000>; + }; + }; + + rtc { + compatible =3D "mediatek,mt6392-rtc", "mediatek,mt6323-rtc"; + }; + }; --=20 2.43.0 From nobody Mon Sep 28 16:21:39 2026 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1CB3643F09C for ; Thu, 20 Aug 2026 12:26:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228765; cv=none; b=Aa2dKryBDMLFGd450DK0ujo80gyydhkoDL+GQBtqx0zo6Zsots5FurTo20xSCmEXovDDACv2LXgETvvKY1QJOMLBBGvLMtI5ueGu2iCobV+8Ny7C7CODECwY0Xs4JqTu8x7dKfjcgaw5kLiuckFHyJCEnLORf5Gblq/RgG0FXYk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228765; c=relaxed/simple; bh=UGIM3aTui+shPbVvhLT3b5f6OpTvEv4JPJold/DY6lA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=RT0Cxt8h669fCOVt9N2k4vPyXHYDGeECyY7xVlmS8SSRJVWd8Q+lhh2LbZZmXOuzMo3E3pN7R7zC65knA7kI65mfZnNwrQ0ChiKn3zTyXV2MpnK3Xxrt7YHA55Pvl5OdFZ9vWdmKVA8xse/QJx4CcJzzZVv5VDRnrZx1a/1WpIQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=smH3jAQh; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="smH3jAQh" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-4998e0916faso16900885e9.2 for ; Thu, 20 Aug 2026 05:26:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787228762; x=1787833562; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=bt6uMG9PgUYc/XVv1n4ledEppWz4qm8tk4GY6vs/fFQ=; b=smH3jAQh3vCdNjEeaF8UD3BHn5lWWVbhOwqm3FC8giSqd9hZwfYsZeeL4tdwGGs1Cu S3i0NEZd+bqjXPIAOuWVTA332n7IMUoZqGQaEvDtGTybVuCL74ADlT53Eoi8vRiJ9ub/ 4t1HZdFxl1kQoukgKuVTlctHv6Zo2XlXuzP3xb9eBt83EEtYcgmUCU2aGt3BwjPWZxi8 PtRyJES5t5KSkshDSzmF7g2sA2rZfhP55t0MVXNOMGxij+bs7nqragOUvxfrn8akP4in mpBwd1m0X1BbFpraBDCseUUMe7DQB9xOr4WBTrQAs1QdlLlUo5OFPQTo9Jpc3sTSLXMt wMxA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787228762; x=1787833562; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=bt6uMG9PgUYc/XVv1n4ledEppWz4qm8tk4GY6vs/fFQ=; b=FfRUFLQm6TM0+NLQpWHtygZDUHb6Gpl897ot6LhK92Wl8tTJn3gha44tUNyec0xDIv wWLk1lhmDUc+FEWd4gwa8QT6ajl4dMMb6u7tZbR1I3YpkEoIYENBnQNaK4nZ+PCGUmtX 8KnjfmREJhMch2tQAsx10GnplY4WMB9WX62YPjGmnxlOKnZvvnNcFhkRrAaXLh+5qxs/ FXAabed8ZMVmZeWy3URuAS7zA85izHPSUaHQf8dXN8MnEx/ZyqKyDMcT/qR6LbrAwfdl bMBeC5EbtMqHsHa9eZFxfx+MEsdsqAtPxeB+unG+mPU1lI7a3XFY8kpDkCjH35cALd8J HLKQ== X-Forwarded-Encrypted: i=1; AHgh+RrhyTvdKqwKz8G+HE9YkS+Wy+A9XbZyZ2IA65jTCWtCfwgSu0NdoNXx5c4M8QXbpTpJmRJ70Yce582qwYg=@vger.kernel.org X-Gm-Message-State: AOJu0Yy8uYp+HK+Na76piPDQtsyzRWELwrmm3YSM5ezO5e/WVnP9mmpI wc4rS7+ecpYVYgnxLmbKR39Hd59BpRqtwAOnyoFCGfbTxdsxNgHcihfd X-Gm-Gg: AR+sD12hSCxHd0V2rkef0lR5gcdA/vfDUmd3auqpQVAqLgsivKIgKDNl7JwS3ksdb8R MuatIUs1+++IrS1wDqqiJenWD1hWykNNpRTSVCruzxnTWyXGLUCpcWII5XJnrg2KhjwFdPFRs8m sqDxtPstX4+e0wq1QtWv56YZA1x6e9Ss5pNtb9AS/huE+AL7xRp5Oqaj16qzpwPQCcJHMsP4QsW LpL9liEOj1raOuCf6lSP4mvknW+duZjMkvg+mLgxr6RVVzlehUTexky3H99JDD3HyB+8DMRQUo5 yyD5GNSbNytKSJZ2+vkjWjxAJF9Ts8pwBugqH5Jz2cPR+D4TJPmxixg7A5GWucxa/ZgsRSh1WTj 17q44u7uQsLyHXwbt2sRCkq/qwNgwtuRUGw862UizmWtjDylrcssXLSLVwoH2ClHu9zsvGnIpcb OGMEGLy+N7Dm6nR3r8VcqfrogpHXPDhlgB8mRs06vQO51y0QIg0ox6GA== X-Received: by 2002:a05:600c:8b65:b0:499:a5fc:2087 with SMTP id 5b1f17b1804b1-499aa1722f5mr231760135e9.6.1787228762272; Thu, 20 Aug 2026 05:26:02 -0700 (PDT) Received: from luca-vm.. ([81.56.18.151]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499ab2a8b34sm170494645e9.8.2026.08.20.05.26.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Aug 2026 05:26:01 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Fabien Parent , Val Packett , Luca Leonardo Scorcia , AngeloGioacchino Del Regno , Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sen Chu , Sean Wang , Macpaul Lin , Lee Jones , Matthias Brugger , Liam Girdwood , Mark Brown , Linus Walleij , Julien Massot , Akari Tsuyukusa , Chen Zhong , linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, mfd@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org Subject: [PATCH v9 2/9] dt-bindings: input: mtk-pmic-keys: Add MT6392 PMIC keys Date: Thu, 20 Aug 2026 14:20:00 +0200 Message-ID: <20260820122242.120039-3-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260820122242.120039-1-l.scorcia@gmail.com> References: <20260820122242.120039-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Fabien Parent Add the binding documentation of mtk-pmic-keys for the MT6392 PMIC. Signed-off-by: Fabien Parent Signed-off-by: Val Packett Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno Acked-by: Dmitry Torokhov Acked-by: Rob Herring (Arm) --- Documentation/devicetree/bindings/input/mediatek,pmic-keys.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/input/mediatek,pmic-keys.yam= l b/Documentation/devicetree/bindings/input/mediatek,pmic-keys.yaml index 140a862ecfbe..ff720588128b 100644 --- a/Documentation/devicetree/bindings/input/mediatek,pmic-keys.yaml +++ b/Documentation/devicetree/bindings/input/mediatek,pmic-keys.yaml @@ -31,6 +31,7 @@ properties: - mediatek,mt6357-keys - mediatek,mt6358-keys - mediatek,mt6359-keys + - mediatek,mt6392-keys - mediatek,mt6397-keys - items: - enum: --=20 2.43.0 From nobody Mon Sep 28 16:21:39 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EC31F43A819 for ; Thu, 20 Aug 2026 12:26:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228777; cv=none; b=k4OtkaPU+OsPLyJHTc4HeZtjhpqpB89NAxHHIp3LGb5XxZ5uNW4t9OzdxX9rCXqj7e/nNEtZ+/zbGb2yrLcb+jfiR4EAkZcq1E+01yOAtk0uVeLeBWG6/Z5PNWPGC/jao0ZvTpXFJx0XAt177VVYZRGoDcaRc8sVwz63QaTdmCU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228777; c=relaxed/simple; bh=/+AZg6hP2XDv78PWt241IT+LpSwJDBWfvUMImlV1iL4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=di/JXskTCud4b+L4VAe1KA0bw2+h7EyAAyPChE+sOIdVnkjL93hvhxpMg1wb0A407YJummUgC6PIuuwuFVzeuEk8tnkPhihaFxCXHizif4DTzvN1IHokeGyzak0kHK6f18Sr0U9LwXFPpLhu4X+DETWMMNCBWTmw0CfuP7nU048= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=me1PEY3L; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="me1PEY3L" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-499b02fc590so8974915e9.2 for ; Thu, 20 Aug 2026 05:26:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787228774; x=1787833574; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=F23t8iLTcn/LXqN2lEEgBTUnPAkeyO0taUnuYVGHe48=; b=me1PEY3LXNQ+5k5ACPPSCMZ8aEt02ld+qTfCGSAXCL87w5XoQQVHExqEuhCI7cXlfD IQIJc2rdFIyTVsqwY2+g8K4fJf6RoypNt/j99NU19Br2yjHFp8f0VPqJQuGArHjMIP3+ B95xqv7QLUZPk9JDOqhwB1xBWPLdZbs4U2G9oO9zoTnAKCVXO6A5U+W1hU4OVYWGBRqV JB1j+gumbkzvt7iu5Xg8el5D3z9dJmcbR/JP2hRUiJXb/iawfiLa+KNgPRc6SuVZSSA6 RUmu0mdOvr3sHwXy27e6T2K2r0ycN09R7RR2aEFN23kTqTSX2yuBrUfQssr9qUGkJ1Tk 6i9A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787228774; x=1787833574; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=F23t8iLTcn/LXqN2lEEgBTUnPAkeyO0taUnuYVGHe48=; b=DbvaTfHgNJW6MGDXiVT6pIKvaG/FOmaBEC4PFLRnUs82LeRnlztxm0EFjd0QxmjOS0 EfkdieH4XiMR9kveQ4jnEVVM8uuK8DRUCkgXB+n1EMFtwmPdlQwFj73LQ5UwGCgiXV19 GWii6Vc9kTWXzHIRHr3Zn5LXYN4BGR67RxClBpBno80etkelmQ5nnCGk/8LXoEKAywTu dd6A71Hqx2rVblge1PDUObW3M3ksPfyWl0OvTjL4KMnWVevS9UDwbuR0RZojsYaXd0LO aO+DFaqvXPa7M8akUgxmbOoyr+7sTeKHNXo/GMfGvsbR3vP/tc0Z5gWR4ck/ZOMJAaUT Bycw== X-Forwarded-Encrypted: i=1; AHgh+RpMOWMQ9aUHbTIrlME8Qx3zgELcN3EPLk1B3ZA+yx5xm4Rv7yKrBFZwrIwzkeMOfb4MbADW7NSmIbqfMTY=@vger.kernel.org X-Gm-Message-State: AOJu0Yy93eknImAJdkx0yPCNJ9L8CM7jiFmEtYDrKdsyBTCbET/B6fbE qM9gtFk2y0HoZqjNsvYE/ra8MWGkP64c71r4Z7fOvOxNMHazz1G11QFc X-Gm-Gg: AR+sD13sjaThB6K68M+jBvK4AtSSWbe61Ipbf/VaslKpwGxe1vKGsm8L/v8h78EXC3e DHk7A1XryJ98zxeWfuprfcn4tUiEA73Jd5Zv30aZ/Bmr+FczqKbq9JnwQNOdCN/5+U3MklmSZ/G b8796ZKAOzPZ59kDGooLQQ8LkdGfwEj3Wp5xaxDaivGJnw/mgDfM4LFy+6l3GRYTr5ooETvDNKT Ux0iILGfl07uSuydKI70TUS0r9rqpuRmm7hkeB7HnNko61EqOE4QXyNZdYaLmZH5QEqi/N3SLvJ q0fWC+2f3GKfQtgGaTw8e2xAhX0BrVOGXDKbz2Br0SruytiPuYl0PPMGn34kHje6jINhdJR7s6g aNwdUs96oc6Qp1tSgvaPsM+9ySfYEwSbt7uOOau72Q9Ty3hkl88PcI+OmMPGfTBWDVvosQDZPBT RuAsRbxQ53UTcajhzBPNRmxZ8ddlYbkjIjyTtTwj5ETFVsMzSBbCj6NA== X-Received: by 2002:a05:600c:8b27:b0:499:7024:9d4a with SMTP id 5b1f17b1804b1-499aa16a958mr242769715e9.8.1787228774181; Thu, 20 Aug 2026 05:26:14 -0700 (PDT) Received: from luca-vm.. ([81.56.18.151]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499ab2a8b34sm170494645e9.8.2026.08.20.05.26.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Aug 2026 05:26:13 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , Krzysztof Kozlowski , AngeloGioacchino Del Regno , Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sen Chu , Sean Wang , Macpaul Lin , Lee Jones , Matthias Brugger , Liam Girdwood , Mark Brown , Linus Walleij , Julien Massot , Val Packett , Fabien Parent , Akari Tsuyukusa , Chen Zhong , linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, mfd@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org Subject: [PATCH v9 3/9] regulator: dt-bindings: Add MediaTek MT6392 PMIC Date: Thu, 20 Aug 2026 14:20:01 +0200 Message-ID: <20260820122242.120039-4-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260820122242.120039-1-l.scorcia@gmail.com> References: <20260820122242.120039-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add bindings for the regulators found in the MediaTek MT6392 PMIC, usually found in board designs using the MediaTek MT8516/MT8167 SoCs. Signed-off-by: Luca Leonardo Scorcia Reviewed-by: Krzysztof Kozlowski Reviewed-by: AngeloGioacchino Del Regno --- .../regulator/mediatek,mt6392-regulator.yaml | 112 ++++++++++++++++++ .../regulator/mediatek,mt6392-regulator.h | 23 ++++ 2 files changed, 135 insertions(+) create mode 100644 Documentation/devicetree/bindings/regulator/mediatek,mt= 6392-regulator.yaml create mode 100644 include/dt-bindings/regulator/mediatek,mt6392-regulator= .h diff --git a/Documentation/devicetree/bindings/regulator/mediatek,mt6392-re= gulator.yaml b/Documentation/devicetree/bindings/regulator/mediatek,mt6392-= regulator.yaml new file mode 100644 index 000000000000..d74721d8f2ff --- /dev/null +++ b/Documentation/devicetree/bindings/regulator/mediatek,mt6392-regulator= .yaml @@ -0,0 +1,112 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/regulator/mediatek,mt6392-regulator.yam= l# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MediaTek MT6392 regulator + +maintainers: + - Luca Leonardo Scorcia + +description: + MT6392 is a power management system chip containing three buck converter= s and + 23 LDOs. All voltage regulators provided by the PMIC are described as + sub-nodes of this node. + +properties: + compatible: + items: + - const: mediatek,mt6392-regulator + + vproc-supply: + description: Supply for buck regulator vproc + vcore-supply: + description: Supply for buck regulator vcore + vsys-supply: + description: Supply for buck regulator vsys + avddldo-supply: + description: + Supply for AVDD LDOs (vm, vio18, vcn18, vcamd, vcamio). According to= the data sheet + this is an internal supply derived from vsys. + ldo1-supply: + description: Supply for LDOs group 1 (vaud28, vxo22, vaud22, vadc18, v= cama, vrtc) + ldo2-supply: + description: Supply for LDOs group 2 (vcn35, vio28, vmc, vmch, vefuse,= vdig18) + ldo3-supply: + description: Supply for LDOs group 3 (vusb, vemc3v3, vcamaf, vgp1, vgp= 2, vm25) + +patternProperties: + "^v(core|proc|sys)$": + description: Buck regulators + type: object + $ref: regulator.yaml# + unevaluatedProperties: false + properties: + regulator-allowed-modes: + description: + BUCK regulators can set regulator-allowed-modes to values specif= ied in + dt-bindings/regulator/mediatek,mt6392-regulator.h + items: + enum: [0, 1] + minItems: 1 + maxItems: 2 + regulator-initial-mode: + description: + BUCK regulators can set regulator-initial-mode to values specifi= ed in + dt-bindings/regulator/mediatek,mt6392-regulator.h + enum: [0, 1] + + "^v(adc18|camio|cn18|io18|xo22|m25|aud28|io28|usb)$": + description: LDOs with fixed output and mode setting + type: object + $ref: regulator.yaml# + unevaluatedProperties: false + properties: + regulator-allowed-modes: + description: + LDO regulators can set regulator-allowed-modes to values specifi= ed in + dt-bindings/regulator/mediatek,mt6392-regulator.h + items: + enum: [0, 2] + minItems: 1 + maxItems: 2 + regulator-initial-mode: + description: + LDO regulators can set regulator-initial-mode to values specifie= d in + dt-bindings/regulator/mediatek,mt6392-regulator.h + enum: [0, 2] + + "^v(cama|dig18|rtc)$": + description: LDOs with fixed output without mode setting + type: object + $ref: regulator.yaml# + unevaluatedProperties: false + properties: + regulator-allowed-modes: false + regulator-initial-mode: false + + "^v(aud22|camaf|camd|cn35|efuse|emc3v3|gp1|gp2|m|mc|mch)$": + description: LDOs with adjustable output and mode setting + type: object + $ref: regulator.yaml# + unevaluatedProperties: false + properties: + regulator-allowed-modes: + description: + LDO regulators can set regulator-allowed-modes to values specifi= ed in + dt-bindings/regulator/mediatek,mt6392-regulator.h + items: + enum: [0, 2] + minItems: 1 + maxItems: 2 + regulator-initial-mode: + description: + LDO regulators can set regulator-initial-mode to values specifie= d in + dt-bindings/regulator/mediatek,mt6392-regulator.h + enum: [0, 2] + +required: + - compatible + +additionalProperties: false diff --git a/include/dt-bindings/regulator/mediatek,mt6392-regulator.h b/in= clude/dt-bindings/regulator/mediatek,mt6392-regulator.h new file mode 100644 index 000000000000..2e1f41e0ebfe --- /dev/null +++ b/include/dt-bindings/regulator/mediatek,mt6392-regulator.h @@ -0,0 +1,23 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ + +#ifndef _DT_BINDINGS_REGULATOR_MEDIATEK_MT6392_H_ +#define _DT_BINDINGS_REGULATOR_MEDIATEK_MT6392_H_ + +/* + * Buck mode constants which may be used in devicetree properties (eg. + * regulator-initial-mode, regulator-allowed-modes). + * See the manufacturer's datasheet for more information on these modes. + */ + +#define MT6392_REGULATOR_MODE_NORMAL 0 +#define MT6392_BUCK_MODE_FORCE_PWM 1 + +/* + * LDO mode constants which may be used in devicetree properties (eg. + * regulator-initial-mode, regulator-allowed-modes). + * See the manufacturer's datasheet for more information on these modes. + */ + +#define MT6392_LDO_MODE_LP 2 + +#endif --=20 2.43.0 From nobody Mon Sep 28 16:21:39 2026 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0399643F09C for ; Thu, 20 Aug 2026 12:26:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228790; cv=none; b=rigRzld7SupHSHawtRFwLwMK+rRV0MBOpmP2W4DonQq4dey/ziPGtWodyN1ZlCwV7sOWAtLHICsW0SU1oFyQdj2vtafwqX+31iEu3ShcmYffDqr5fDbvd83oUszwUS4YLQtjYLWW/hHng9/uZijmvAh0nidco5DMxCK9a1FIHkA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228790; c=relaxed/simple; bh=EIT7q6rGKbRYBsjvY4Hni82qKnXpt7oUOt261Pme79U=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Q/dz5yLQr/lrPmP31izBDqxJesOjkNQMU+AGIBr9malSeEly1/oZrW8KiNVS/poNQNX9MIk+GXn42rAwP0vNshC2rPsTWZhq7BokZh6SzFmPwUx6DvP2dF5CD7wEJJvM3cBFWmTHBC3bximgWUd2zJmO+2jCQT/AIBaCITMdmo4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=N75dO9qe; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="N75dO9qe" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-4980dc26022so22286825e9.1 for ; Thu, 20 Aug 2026 05:26:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787228786; x=1787833586; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=uKRxZy2kSNN7s+copbhEGB2/08qX7fHBu0PpcU+cI4Y=; b=N75dO9qeZ7wMWYbztUzl77T6ncgpfUEUTaKomqkNCZuDM7VNJ1fI3Vi67vNU/cYhMt 5uSaVMOsqRy8JlzVbfRkgAyTWaV35RTBV313JoFoUiCsJ98d1sUGvlzY0sVag4evkGFi dJKEe3JlKM1c55m+9fkdGp75dDHg5N3zSK4CI8M9U6EY6DBa+p0outH9RIUwjAINdHZB qUkR9WQRsJ5rzXgmPgezrS49hxZL7LYoSIRcnPV+qbQn8j4lMXgVrgNpG4peBn3Q0hz5 cB0xwXgVnpYdqj+/Zn3tzfvfWrbMWXLaIsD/auxmUQ3F8bqVVZd7Fs7BLOgUIg/JwnY8 Cp4Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787228786; x=1787833586; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=uKRxZy2kSNN7s+copbhEGB2/08qX7fHBu0PpcU+cI4Y=; b=CS/oCktBTzISbSh05CV9SusiAdAxEZneFK7Osscm/CyVkOeIygNl14b6s/rTizR9mG xt/Oerl4u5w5msCfNsvRZmoUw1UZvWSt9rPTBHT8X77+fzAGeLm6kUM/tFuTime7viek u2IABzpoHSwAQRQ9hyZu/6MFOyLGGOAuAq8k2QPRyPfjlTO9qRilYMU99iQ493aTxvkZ CgbU5MQMKm/6A/VtxD16PjwwgDoqMoetULcrCsXIZ/imb7zO4FWICo90hV3LdIGp/FQb u6TVXzxgMtXTu2Zk8u9586EwODqlgeJ1ppAw312eFosSV3nJm4No4gmCdZ0y0io3zmZv ELXQ== X-Forwarded-Encrypted: i=1; AHgh+Rp4ZFZm6NLUakjI1W/EZdMfDb5Au0AGbXEHZ6Uzuh1mbUvB0TDkIJanVsyJZw+1f02JEL4HYp2JB75nBzE=@vger.kernel.org X-Gm-Message-State: AOJu0YzIhPKcgImbbL3FjhzWG5TS68AF8UgmsyrGCxVRNJDYIa3kfHSs 1FD/7gRfOHCT4ngU5AHLLag7TjQdg3bR9LB4ax/bPrMTvtspIJ/E3B/t X-Gm-Gg: AR+sD12JTS+Uif1+vZYrrpjUrwYXoE/C497tsU02dZPYZV5/6XRALJajr9gOCrkrFGM /BlR5s4iAc8NM2dG3hV8Wp0Oztann0NT5xzhnjTZzux730iLVem8aq/EsyCJ0sOQnq2CaTCJafX L+Js9Ihko2jO6u0fLXtx92z25Ttk/UGui2HPY3IchHCqSaPPoh22EndIEPHEezqwdGKOOtmFYnO CEjD4HinmS8Zg7KZURJqPAVVq3H96uHwsXhEy4sDjp28KCeGbSBM1mfBPrn3/OeiZBl8vLl04M9 THxR9dXCSFaQCh0jJGJQSOSa0vGRTWiH6yUErbVV3OVV8n3IC/JHglYGPP6L2Nu/N5hIjAyFtmI 2iYxDxbEJnSzls0qjuC16/RFSHV5Tlq2oOkFguZ6rLn3nTsgptFb4Ck1m7I6bBmC/i1dBlUc2jA mVG8wQb6BaIO/qZklRbhVEjBqzm3ZyGja4sgf2l6pcIjc+4FPwI8TkJw== X-Received: by 2002:a05:600c:4e8e:b0:493:aa0a:45ad with SMTP id 5b1f17b1804b1-499aa17dd15mr187045085e9.2.1787228786074; Thu, 20 Aug 2026 05:26:26 -0700 (PDT) Received: from luca-vm.. ([81.56.18.151]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499ab2a8b34sm170494645e9.8.2026.08.20.05.26.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Aug 2026 05:26:25 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , AngeloGioacchino Del Regno , Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sen Chu , Sean Wang , Macpaul Lin , Lee Jones , Matthias Brugger , Liam Girdwood , Mark Brown , Linus Walleij , Val Packett , Julien Massot , Fabien Parent , Akari Tsuyukusa , Chen Zhong , linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, mfd@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org Subject: [PATCH v9 4/9] mfd: mt6397: Use MFD_CELL_* to describe sub-devices Date: Thu, 20 Aug 2026 14:20:02 +0200 Message-ID: <20260820122242.120039-5-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260820122242.120039-1-l.scorcia@gmail.com> References: <20260820122242.120039-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Use the MFD_CELL_* macros to describe sub-devices. No functional changes. Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno --- drivers/mfd/mt6397-core.c | 197 ++++++++++++-------------------------- 1 file changed, 63 insertions(+), 134 deletions(-) diff --git a/drivers/mfd/mt6397-core.c b/drivers/mfd/mt6397-core.c index 1bdacda9a933..ccd97d66d7f1 100644 --- a/drivers/mfd/mt6397-core.c +++ b/drivers/mfd/mt6397-core.c @@ -124,159 +124,88 @@ static const struct resource mt6323_pwrc_resources[]= =3D { }; =20 static const struct mfd_cell mt6323_devs[] =3D { - { - .name =3D "mt6323-rtc", - .num_resources =3D ARRAY_SIZE(mt6323_rtc_resources), - .resources =3D mt6323_rtc_resources, - .of_compatible =3D "mediatek,mt6323-rtc", - }, { - .name =3D "mt6323-regulator", - .of_compatible =3D "mediatek,mt6323-regulator" - }, { - .name =3D "mt6323-led", - .of_compatible =3D "mediatek,mt6323-led" - }, { - .name =3D "mt6323-keys", - .num_resources =3D ARRAY_SIZE(mt6323_keys_resources), - .resources =3D mt6323_keys_resources, - .of_compatible =3D "mediatek,mt6323-keys" - }, { - .name =3D "mt6323-pwrc", - .num_resources =3D ARRAY_SIZE(mt6323_pwrc_resources), - .resources =3D mt6323_pwrc_resources, - .of_compatible =3D "mediatek,mt6323-pwrc" - }, + MFD_CELL_OF("mt6323-rtc", mt6323_rtc_resources, NULL, 0, 0, + "mediatek,mt6323-rtc"), + MFD_CELL_OF("mt6323-regulator", NULL, NULL, 0, 0, + "mediatek,mt6323-regulator"), + MFD_CELL_OF("mt6323-led", NULL, NULL, 0, 0, + "mediatek,mt6323-led"), + MFD_CELL_OF("mt6323-keys", mt6323_keys_resources, NULL, 0, 0, + "mediatek,mt6323-keys"), + MFD_CELL_OF("mt6323-pwrc", mt6323_pwrc_resources, NULL, 0, 0, + "mediatek,mt6323-pwrc"), }; =20 static const struct mfd_cell mt6328_devs[] =3D { - { - .name =3D "mt6328-regulator", - .of_compatible =3D "mediatek,mt6328-regulator" - }, { - .name =3D "mt6328-keys", - .num_resources =3D ARRAY_SIZE(mt6328_keys_resources), - .resources =3D mt6328_keys_resources, - .of_compatible =3D "mediatek,mt6328-keys" - }, + MFD_CELL_OF("mt6328-regulator", NULL, NULL, 0, 0, + "mediatek,mt6328-regulator"), + MFD_CELL_OF("mt6328-keys", mt6328_keys_resources, NULL, 0, 0, + "mediatek,mt6328-keys"), }; =20 static const struct mfd_cell mt6357_devs[] =3D { - { - .name =3D "mt6359-auxadc", - .of_compatible =3D "mediatek,mt6357-auxadc" - }, { - .name =3D "mt6357-regulator", - }, { - .name =3D "mt6357-rtc", - .num_resources =3D ARRAY_SIZE(mt6357_rtc_resources), - .resources =3D mt6357_rtc_resources, - .of_compatible =3D "mediatek,mt6357-rtc", - }, { - .name =3D "mt6357-sound", - .of_compatible =3D "mediatek,mt6357-sound" - }, { - .name =3D "mt6357-keys", - .num_resources =3D ARRAY_SIZE(mt6357_keys_resources), - .resources =3D mt6357_keys_resources, - .of_compatible =3D "mediatek,mt6357-keys" - }, + MFD_CELL_OF("mt6359-auxadc", NULL, NULL, 0, 0, + "mediatek,mt6357-auxadc"), + MFD_CELL_NAME("mt6357-regulator"), + MFD_CELL_OF("mt6357-rtc", mt6357_rtc_resources, NULL, 0, 0, + "mediatek,mt6357-rtc"), + MFD_CELL_OF("mt6357-sound", NULL, NULL, 0, 0, + "mediatek,mt6357-sound"), + MFD_CELL_OF("mt6357-keys", mt6357_keys_resources, NULL, 0, 0, + "mediatek,mt6357-keys"), }; =20 /* MT6331 is always used in combination with MT6332 */ static const struct mfd_cell mt6331_mt6332_devs[] =3D { - { - .name =3D "mt6331-rtc", - .num_resources =3D ARRAY_SIZE(mt6331_rtc_resources), - .resources =3D mt6331_rtc_resources, - .of_compatible =3D "mediatek,mt6331-rtc", - }, { - .name =3D "mt6331-regulator", - .of_compatible =3D "mediatek,mt6331-regulator" - }, { - .name =3D "mt6332-regulator", - .of_compatible =3D "mediatek,mt6332-regulator" - }, { - .name =3D "mt6331-keys", - .num_resources =3D ARRAY_SIZE(mt6331_keys_resources), - .resources =3D mt6331_keys_resources, - .of_compatible =3D "mediatek,mt6331-keys" - }, + MFD_CELL_OF("mt6331-rtc", mt6331_rtc_resources, NULL, 0, 0, + "mediatek,mt6331-rtc"), + MFD_CELL_OF("mt6331-regulator", NULL, NULL, 0, 0, + "mediatek,mt6331-regulator"), + MFD_CELL_OF("mt6332-regulator", NULL, NULL, 0, 0, + "mediatek,mt6332-regulator"), + MFD_CELL_OF("mt6331-keys", mt6331_keys_resources, NULL, 0, 0, + "mediatek,mt6331-keys"), }; =20 static const struct mfd_cell mt6358_devs[] =3D { - { - .name =3D "mt6359-auxadc", - .of_compatible =3D "mediatek,mt6358-auxadc" - }, { - .name =3D "mt6358-regulator", - .of_compatible =3D "mediatek,mt6358-regulator" - }, { - .name =3D "mt6358-rtc", - .num_resources =3D ARRAY_SIZE(mt6358_rtc_resources), - .resources =3D mt6358_rtc_resources, - .of_compatible =3D "mediatek,mt6358-rtc", - }, { - .name =3D "mt6358-sound", - .of_compatible =3D "mediatek,mt6358-sound" - }, { - .name =3D "mt6358-keys", - .num_resources =3D ARRAY_SIZE(mt6358_keys_resources), - .resources =3D mt6358_keys_resources, - .of_compatible =3D "mediatek,mt6358-keys" - }, + MFD_CELL_OF("mt6359-auxadc", NULL, NULL, 0, 0, + "mediatek,mt6358-auxadc"), + MFD_CELL_OF("mt6358-regulator", NULL, NULL, 0, 0, + "mediatek,mt6358-regulator"), + MFD_CELL_OF("mt6358-rtc", mt6358_rtc_resources, NULL, 0, 0, + "mediatek,mt6358-rtc"), + MFD_CELL_OF("mt6358-sound", NULL, NULL, 0, 0, + "mediatek,mt6358-sound"), + MFD_CELL_OF("mt6358-keys", mt6358_keys_resources, NULL, 0, 0, + "mediatek,mt6358-keys"), }; =20 static const struct mfd_cell mt6359_devs[] =3D { - { - .name =3D "mt6359-auxadc", - .of_compatible =3D "mediatek,mt6359-auxadc" - }, - { .name =3D "mt6359-regulator", }, - { - .name =3D "mt6359-rtc", - .num_resources =3D ARRAY_SIZE(mt6358_rtc_resources), - .resources =3D mt6358_rtc_resources, - .of_compatible =3D "mediatek,mt6358-rtc", - }, - { .name =3D "mt6359-sound", }, - { - .name =3D "mt6359-keys", - .num_resources =3D ARRAY_SIZE(mt6359_keys_resources), - .resources =3D mt6359_keys_resources, - .of_compatible =3D "mediatek,mt6359-keys" - }, - { - .name =3D "mt6359-accdet", - .of_compatible =3D "mediatek,mt6359-accdet", - .num_resources =3D ARRAY_SIZE(mt6359_accdet_resources), - .resources =3D mt6359_accdet_resources, - }, + MFD_CELL_OF("mt6359-auxadc", NULL, NULL, 0, 0, + "mediatek,mt6359-auxadc"), + MFD_CELL_NAME("mt6359-regulator"), + MFD_CELL_OF("mt6359-rtc", mt6358_rtc_resources, NULL, 0, 0, + "mediatek,mt6358-rtc"), + MFD_CELL_NAME("mt6359-sound"), + MFD_CELL_OF("mt6359-keys", mt6359_keys_resources, NULL, 0, 0, + "mediatek,mt6359-keys"), + MFD_CELL_OF("mt6359-accdet", mt6359_accdet_resources, NULL, 0, 0, + "mediatek,mt6359-accdet"), }; =20 static const struct mfd_cell mt6397_devs[] =3D { - { - .name =3D "mt6397-rtc", - .num_resources =3D ARRAY_SIZE(mt6397_rtc_resources), - .resources =3D mt6397_rtc_resources, - .of_compatible =3D "mediatek,mt6397-rtc", - }, { - .name =3D "mt6397-regulator", - .of_compatible =3D "mediatek,mt6397-regulator", - }, { - .name =3D "mt6397-codec", - .of_compatible =3D "mediatek,mt6397-codec", - }, { - .name =3D "mt6397-clk", - .of_compatible =3D "mediatek,mt6397-clk", - }, { - .name =3D "mt6397-pinctrl", - .of_compatible =3D "mediatek,mt6397-pinctrl", - }, { - .name =3D "mt6397-keys", - .num_resources =3D ARRAY_SIZE(mt6397_keys_resources), - .resources =3D mt6397_keys_resources, - .of_compatible =3D "mediatek,mt6397-keys" - } + MFD_CELL_OF("mt6397-rtc", mt6397_rtc_resources, NULL, 0, 0, + "mediatek,mt6397-rtc"), + MFD_CELL_OF("mt6397-regulator", NULL, NULL, 0, 0, + "mediatek,mt6397-regulator"), + MFD_CELL_OF("mt6397-codec", NULL, NULL, 0, 0, + "mediatek,mt6397-codec"), + MFD_CELL_OF("mt6397-clk", NULL, NULL, 0, 0, + "mediatek,mt6397-clk"), + MFD_CELL_OF("mt6397-pinctrl", NULL, NULL, 0, 0, + "mediatek,mt6397-pinctrl"), + MFD_CELL_OF("mt6397-keys", mt6397_keys_resources, NULL, 0, 0, + "mediatek,mt6397-keys"), }; =20 struct chip_data { --=20 2.43.0 From nobody Mon Sep 28 16:21:39 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4AB2343FD36 for ; Thu, 20 Aug 2026 12:26:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228803; cv=none; b=IkcbbpWCWB5CwDhfHDn2/N65bx82n/CmlaucUSWrudNcqo2EBiRT4I7Vmx12mgJqTVIwevisjMHdtAvt82AZHsJzcBjx5Axsb9FTbKk8GMJAkCl2ij/XbegWPplg3LVdQBNvO88NiYMJ7fPWDO/OAwCIReekv4skl5/4pwzNu3U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228803; c=relaxed/simple; bh=7z2mDKBt84YD4y+eWfJN6BqojHByJZU8bg/0GjtxUBA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=dTaX697TkivL1MYnir+dWh7351dd1r+L5b3KNeNtv1cKnt8zWG5ITFefZGZ+RrQVVmL4K+Ly+B7XbjxptwM+IrEje9MgUVDVJCzBFCLm+tKjmDypdInKNfKeisEy/1osmnAPyeDHEKjxddSFPyzItWDn3FxnSuVxxs64fr4IWGM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=PjwTqXuH; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="PjwTqXuH" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-49558ce01afso17143725e9.1 for ; Thu, 20 Aug 2026 05:26:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787228798; x=1787833598; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=UChc8HCxqs8liabJfpksiEoMEslWcv7lGPPHlLIrTvs=; b=PjwTqXuHZFt/lW7cKm/YFr0C/xdoY7iVQqELiVBtnQIKG8U9dnAKD7y+nhOfxNRzE8 7wh48IY5625AthxUgZO1rWfJvHA7Q9Z01ybwZMkySzu1lk+yDmdvNT7rGXuvRYDS5c6b t+rz7VIPOYQPuPh5HRA6pHDRhJMYwoJOfWXehmI43JJNYCrmBRunpt03G1EuWs++iVb3 z/nbfM+0GRiL5j1p88zXRiUNm0lrfoDVtq9B+gEBB2PRyYumwMeRm5ww0T4TqXEhyOZ1 1PGUB9QNj95pxHJADPZGEHC6DNpuLQAtkNscQG9PFrKlI5bJUFBIgNLcC4eJjDutR/sb woYQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787228798; x=1787833598; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=UChc8HCxqs8liabJfpksiEoMEslWcv7lGPPHlLIrTvs=; b=CK+kcKR7Qo5uAy1HEYcndQxL+I8A4wZ2XP/+8/7EXiOVHwcZRq4VRzlQyAChhjZ7ra 5I6Kta5JlSApBIFLoiO0ziDgN0DvE+XDikRI1CaREYCXWLO3XYDVDnQIy8b8or5ex/oA JXin0u45cYQPuPZCKmmtZlGEOB0vSg5T3gRKpPa6u4WAdTO6c41yvd5oXYkUdoLo/SlY NrjBQjPwm/tFb7815Fdojf18pOt/m8157RYlJ8QD19gnmo/cptaq53YfwQpHaMNN8C5P Qny8ekNGaps3WEqRkNL0e5FzdJFoBxlGvwftDBA0bbv4P1YJCKH25Gc358JmSroxbbeP 7PtA== X-Forwarded-Encrypted: i=1; AHgh+Ro9r9z/EoAQpFho74S6UXwzJpQHAN/upsxbFoopWMTHDRCcit0Kq5IRagxkBSCNOrt2bNWXBrJgePcZnJs=@vger.kernel.org X-Gm-Message-State: AOJu0Yw+o/+YaRAL8iI3bdEyQU+TDHlVrUMckxlo160Jw0JnhtfD9cPA Lct6IX0FdfltNythwyHiIPDBjUvAX44YvUCrn0952FlytMbXMOtGfklR X-Gm-Gg: AR+sD10p557Pu9Gl92GOIymyjYrZwuL8eCs8d1UWoPBjWOQPhV4hnyw/Gl+zQZ6fRJU PZP7uB3jhbjMMxMX7TdPzo4TV528huEPgrE83ecjgLn2aQBRTyeewyTA4u1IxOLHs/GtdT8ebFR +qQEydeBd8Y83haXyeWgdUweTIg1ROZ/XBpY7W6QL6GGkNDySACzAlqRxXS3n8TK2b4x/z1gUeq l6uIIHkfFDIjjhNBRakS9rZIVal6qXfyXGm0M88qcuuxILo3zEP3yE7osYC5YnWZhiYUC8hnPwA PXmpqEAVzKaor5IZ8nTN7/fInFGedpM+V+qqul09l9QeJN7EF/bfzPI43S9ILN99c/+xwFAYsG1 pcUNkHOkGCDSgO+N/vGlW08mh3OQ/guPXxOU4XXuuLr65iMm35uLh285kZpgef55/wlHxVfUa3e Tm3GCJ2QLNzuJtFUTW2tLsXj0DlqNiJuOa+vjEGNms3QnrD46bGeKimVq0Ii+1FNLG X-Received: by 2002:a05:600c:8b27:b0:499:7024:9d4a with SMTP id 5b1f17b1804b1-499aa16a958mr242798825e9.8.1787228798306; Thu, 20 Aug 2026 05:26:38 -0700 (PDT) Received: from luca-vm.. ([81.56.18.151]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499ab2a8b34sm170494645e9.8.2026.08.20.05.26.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Aug 2026 05:26:37 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Fabien Parent , Val Packett , Luca Leonardo Scorcia , AngeloGioacchino Del Regno , Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sen Chu , Sean Wang , Macpaul Lin , Lee Jones , Matthias Brugger , Liam Girdwood , Mark Brown , Linus Walleij , Julien Massot , Akari Tsuyukusa , Chen Zhong , linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, mfd@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org Subject: [PATCH v9 5/9] mfd: mt6397: Add support for MT6392 PMIC Date: Thu, 20 Aug 2026 14:20:03 +0200 Message-ID: <20260820122242.120039-6-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260820122242.120039-1-l.scorcia@gmail.com> References: <20260820122242.120039-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Fabien Parent Align the MT6397 PMIC driver to other MFD drivers by passing only an identifier through mt6397_of_match[*].data and add support for the MT6392 PMIC and its regulator, RTC, keys and pinctrl devices. The keys device manages two buttons named PWRKEY and FCHR_ENB, the latter is identified as "Force charging disable" in the data sheet but it also says "Merge with HOMEKEY", so call it "Home" for consistency. Signed-off-by: Fabien Parent Signed-off-by: Val Packett Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno --- drivers/mfd/mt6397-core.c | 98 ++++-- drivers/mfd/mt6397-irq.c | 8 + include/linux/mfd/mt6392/core.h | 43 +++ include/linux/mfd/mt6392/registers.h | 488 +++++++++++++++++++++++++++ include/linux/mfd/mt6397/core.h | 1 + 5 files changed, 612 insertions(+), 26 deletions(-) create mode 100644 include/linux/mfd/mt6392/core.h create mode 100644 include/linux/mfd/mt6392/registers.h diff --git a/drivers/mfd/mt6397-core.c b/drivers/mfd/mt6397-core.c index ccd97d66d7f1..f683e878543e 100644 --- a/drivers/mfd/mt6397-core.c +++ b/drivers/mfd/mt6397-core.c @@ -18,6 +18,7 @@ #include #include #include +#include #include #include #include @@ -25,6 +26,7 @@ #include #include #include +#include #include =20 #define MT6323_RTC_BASE 0x8000 @@ -39,6 +41,9 @@ #define MT6358_RTC_BASE 0x0588 #define MT6358_RTC_SIZE 0x3c =20 +#define MT6392_RTC_BASE 0x8000 +#define MT6392_RTC_SIZE 0x3e + #define MT6397_RTC_BASE 0xe000 #define MT6397_RTC_SIZE 0x3e =20 @@ -65,6 +70,11 @@ static const struct resource mt6358_rtc_resources[] =3D { DEFINE_RES_IRQ(MT6358_IRQ_RTC), }; =20 +static const struct resource mt6392_rtc_resources[] =3D { + DEFINE_RES_MEM(MT6392_RTC_BASE, MT6392_RTC_SIZE), + DEFINE_RES_IRQ(MT6392_IRQ_RTC), +}; + static const struct resource mt6397_rtc_resources[] =3D { DEFINE_RES_MEM(MT6397_RTC_BASE, MT6397_RTC_SIZE), DEFINE_RES_IRQ(MT6397_IRQ_RTC), @@ -114,6 +124,11 @@ static const struct resource mt6331_keys_resources[] = =3D { DEFINE_RES_IRQ_NAMED(MT6331_IRQ_STATUS_HOMEKEY, "homekey"), }; =20 +static const struct resource mt6392_keys_resources[] =3D { + DEFINE_RES_IRQ_NAMED(MT6392_IRQ_PWRKEY, "powerkey"), + DEFINE_RES_IRQ_NAMED(MT6392_IRQ_FCHRKEY, "homekey"), +}; + static const struct resource mt6397_keys_resources[] =3D { DEFINE_RES_IRQ_NAMED(MT6397_IRQ_PWRKEY, "powerkey"), DEFINE_RES_IRQ_NAMED(MT6397_IRQ_HOMEKEY, "homekey"), @@ -193,6 +208,16 @@ static const struct mfd_cell mt6359_devs[] =3D { "mediatek,mt6359-accdet"), }; =20 +static const struct mfd_cell mt6392_devs[] =3D { + MFD_CELL_OF("mt6392-keys", mt6392_keys_resources, NULL, 0, 0, + "mediatek,mt6392-keys"), + MFD_CELL_OF("mt6392-pinctrl", NULL, NULL, 0, 0, + "mediatek,mt6392-pinctrl"), + MFD_CELL_NAME("mt6392-regulator"), + MFD_CELL_OF("mt6392-rtc", mt6392_rtc_resources, NULL, 0, 0, + "mediatek,mt6392-rtc"), +}; + static const struct mfd_cell mt6397_devs[] =3D { MFD_CELL_OF("mt6397-rtc", mt6397_rtc_resources, NULL, 0, 0, "mediatek,mt6397-rtc"), @@ -264,6 +289,14 @@ static const struct chip_data mt6359_core =3D { .irq_init =3D mt6358_irq_init, }; =20 +static const struct chip_data mt6392_core =3D { + .cid_addr =3D MT6392_CID, + .cid_shift =3D 0, + .cells =3D mt6392_devs, + .cell_size =3D ARRAY_SIZE(mt6392_devs), + .irq_init =3D mt6397_irq_init, +}; + static const struct chip_data mt6397_core =3D { .cid_addr =3D MT6397_CID, .cid_shift =3D 0, @@ -278,6 +311,7 @@ static int mt6397_probe(struct platform_device *pdev) unsigned int id =3D 0; struct mt6397_chip *pmic; const struct chip_data *pmic_core; + int chip_variant; =20 pmic =3D devm_kzalloc(&pdev->dev, sizeof(*pmic), GFP_KERNEL); if (!pmic) @@ -293,9 +327,36 @@ static int mt6397_probe(struct platform_device *pdev) if (!pmic->regmap) return -ENODEV; =20 - pmic_core =3D of_device_get_match_data(&pdev->dev); - if (!pmic_core) + chip_variant =3D (unsigned int)(uintptr_t)device_get_match_data(&pdev->de= v); + switch (chip_variant) { + case MT6323_CHIP_ID: + pmic_core =3D &mt6323_core; + break; + case MT6328_CHIP_ID: + pmic_core =3D &mt6328_core; + break; + case MT6331_CHIP_ID: + pmic_core =3D &mt6331_mt6332_core; + break; + case MT6357_CHIP_ID: + pmic_core =3D &mt6357_core; + break; + case MT6358_CHIP_ID: + pmic_core =3D &mt6358_core; + break; + case MT6359_CHIP_ID: + pmic_core =3D &mt6359_core; + break; + case MT6392_CHIP_ID: + pmic_core =3D &mt6392_core; + break; + case MT6397_CHIP_ID: + pmic_core =3D &mt6397_core; + break; + default: + dev_err(&pdev->dev, "Device not supported\n"); return -ENODEV; + } =20 ret =3D regmap_read(pmic->regmap, pmic_core->cid_addr, &id); if (ret) { @@ -327,30 +388,15 @@ static int mt6397_probe(struct platform_device *pdev) } =20 static const struct of_device_id mt6397_of_match[] =3D { - { - .compatible =3D "mediatek,mt6323", - .data =3D &mt6323_core, - }, { - .compatible =3D "mediatek,mt6328", - .data =3D &mt6328_core, - }, { - .compatible =3D "mediatek,mt6331", - .data =3D &mt6331_mt6332_core, - }, { - .compatible =3D "mediatek,mt6357", - .data =3D &mt6357_core, - }, { - .compatible =3D "mediatek,mt6358", - .data =3D &mt6358_core, - }, { - .compatible =3D "mediatek,mt6359", - .data =3D &mt6359_core, - }, { - .compatible =3D "mediatek,mt6397", - .data =3D &mt6397_core, - }, { - /* sentinel */ - } + { .compatible =3D "mediatek,mt6323", .data =3D (void *)MT6323_CHIP_ID, }, + { .compatible =3D "mediatek,mt6328", .data =3D (void *)MT6328_CHIP_ID, }, + { .compatible =3D "mediatek,mt6331", .data =3D (void *)MT6331_CHIP_ID, }, + { .compatible =3D "mediatek,mt6357", .data =3D (void *)MT6357_CHIP_ID, }, + { .compatible =3D "mediatek,mt6358", .data =3D (void *)MT6358_CHIP_ID, }, + { .compatible =3D "mediatek,mt6359", .data =3D (void *)MT6359_CHIP_ID, }, + { .compatible =3D "mediatek,mt6392", .data =3D (void *)MT6392_CHIP_ID, }, + { .compatible =3D "mediatek,mt6397", .data =3D (void *)MT6397_CHIP_ID, }, + { /* sentinel */ } }; MODULE_DEVICE_TABLE(of, mt6397_of_match); =20 diff --git a/drivers/mfd/mt6397-irq.c b/drivers/mfd/mt6397-irq.c index 5d2e5459f744..80ea5b92d232 100644 --- a/drivers/mfd/mt6397-irq.c +++ b/drivers/mfd/mt6397-irq.c @@ -15,6 +15,8 @@ #include #include #include +#include +#include #include #include =20 @@ -203,6 +205,12 @@ int mt6397_irq_init(struct mt6397_chip *chip) chip->int_status[0] =3D MT6397_INT_STATUS0; chip->int_status[1] =3D MT6397_INT_STATUS1; break; + case MT6392_CHIP_ID: + chip->int_con[0] =3D MT6392_INT_CON0; + chip->int_con[1] =3D MT6392_INT_CON1; + chip->int_status[0] =3D MT6392_INT_STATUS0; + chip->int_status[1] =3D MT6392_INT_STATUS1; + break; =20 default: dev_err(chip->dev, "unsupported chip: 0x%x\n", chip->chip_id); diff --git a/include/linux/mfd/mt6392/core.h b/include/linux/mfd/mt6392/cor= e.h new file mode 100644 index 000000000000..8777b3abf929 --- /dev/null +++ b/include/linux/mfd/mt6392/core.h @@ -0,0 +1,43 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2020 MediaTek Inc. + * Copyright (c) 2026 Luca Leonardo Scorcia + * Author: Chen Zhong + */ + +#ifndef __MFD_MT6392_CORE_H__ +#define __MFD_MT6392_CORE_H__ + +enum mt6392_irq_numbers { + MT6392_IRQ_SPKL_AB =3D 0, + MT6392_IRQ_SPKL, + MT6392_IRQ_BAT_L, + MT6392_IRQ_BAT_H, + MT6392_IRQ_WATCHDOG, + MT6392_IRQ_PWRKEY, + MT6392_IRQ_THR_L, + MT6392_IRQ_THR_H, + MT6392_IRQ_VBATON_UNDET, + MT6392_IRQ_BVALID_DET, + MT6392_IRQ_CHRDET, + MT6392_IRQ_OV, + MT6392_IRQ_LDO =3D 16, + MT6392_IRQ_FCHRKEY, + MT6392_IRQ_RELEASE_PWRKEY, + MT6392_IRQ_RELEASE_FCHRKEY, + MT6392_IRQ_RTC, + MT6392_IRQ_VPROC, + MT6392_IRQ_VSYS, + MT6392_IRQ_VCORE, + MT6392_IRQ_TYPE_C_CC, + MT6392_IRQ_TYPEC_H_MAX, + MT6392_IRQ_TYPEC_H_MIN, + MT6392_IRQ_TYPEC_L_MAX, + MT6392_IRQ_TYPEC_L_MIN, + MT6392_IRQ_THR_MAX, + MT6392_IRQ_THR_MIN, + MT6392_IRQ_NAG_C_DLTV, + MT6392_IRQ_NR, +}; + +#endif /* __MFD_MT6392_CORE_H__ */ diff --git a/include/linux/mfd/mt6392/registers.h b/include/linux/mfd/mt639= 2/registers.h new file mode 100644 index 000000000000..68fe9af448f5 --- /dev/null +++ b/include/linux/mfd/mt6392/registers.h @@ -0,0 +1,488 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2020 MediaTek Inc. + * Copyright (c) 2026 Luca Leonardo Scorcia + * Author: Chen Zhong + */ + +#ifndef __MFD_MT6392_REGISTERS_H__ +#define __MFD_MT6392_REGISTERS_H__ + +/* PMIC Registers */ +#define MT6392_CHR_CON0 0x0000 +#define MT6392_CHR_CON1 0x0002 +#define MT6392_CHR_CON2 0x0004 +#define MT6392_CHR_CON3 0x0006 +#define MT6392_CHR_CON4 0x0008 +#define MT6392_CHR_CON5 0x000A +#define MT6392_CHR_CON6 0x000C +#define MT6392_CHR_CON7 0x000E +#define MT6392_CHR_CON8 0x0010 +#define MT6392_CHR_CON9 0x0012 +#define MT6392_CHR_CON10 0x0014 +#define MT6392_CHR_CON11 0x0016 +#define MT6392_CHR_CON12 0x0018 +#define MT6392_CHR_CON13 0x001A +#define MT6392_CHR_CON14 0x001C +#define MT6392_CHR_CON15 0x001E +#define MT6392_CHR_CON16 0x0020 +#define MT6392_CHR_CON17 0x0022 +#define MT6392_CHR_CON18 0x0024 +#define MT6392_CHR_CON19 0x0026 +#define MT6392_CHR_CON20 0x0028 +#define MT6392_CHR_CON21 0x002A +#define MT6392_CHR_CON22 0x002C +#define MT6392_CHR_CON23 0x002E +#define MT6392_CHR_CON24 0x0030 +#define MT6392_CHR_CON25 0x0032 +#define MT6392_CHR_CON26 0x0034 +#define MT6392_CHR_CON27 0x0036 +#define MT6392_CHR_CON28 0x0038 +#define MT6392_CHR_CON29 0x003A +#define MT6392_STRUP_CON0 0x003C +#define MT6392_STRUP_CON2 0x003E +#define MT6392_STRUP_CON3 0x0040 +#define MT6392_STRUP_CON4 0x0042 +#define MT6392_STRUP_CON5 0x0044 +#define MT6392_STRUP_CON6 0x0046 +#define MT6392_STRUP_CON7 0x0048 +#define MT6392_STRUP_CON8 0x004A +#define MT6392_STRUP_CON9 0x004C +#define MT6392_STRUP_CON10 0x004E +#define MT6392_STRUP_CON11 0x0050 +#define MT6392_SPK_CON0 0x0052 +#define MT6392_SPK_CON1 0x0054 +#define MT6392_SPK_CON2 0x0056 +#define MT6392_SPK_CON6 0x005E +#define MT6392_SPK_CON7 0x0060 +#define MT6392_SPK_CON8 0x0062 +#define MT6392_SPK_CON9 0x0064 +#define MT6392_SPK_CON10 0x0066 +#define MT6392_SPK_CON11 0x0068 +#define MT6392_SPK_CON12 0x006A +#define MT6392_STRUP_CON12 0x006E +#define MT6392_STRUP_CON13 0x0070 +#define MT6392_STRUP_CON14 0x0072 +#define MT6392_STRUP_CON15 0x0074 +#define MT6392_STRUP_CON16 0x0076 +#define MT6392_STRUP_CON17 0x0078 +#define MT6392_STRUP_CON18 0x007A +#define MT6392_STRUP_CON19 0x007C +#define MT6392_STRUP_CON20 0x007E +#define MT6392_CID 0x0100 +#define MT6392_TOP_CKPDN0 0x0102 +#define MT6392_TOP_CKPDN0_SET 0x0104 +#define MT6392_TOP_CKPDN0_CLR 0x0106 +#define MT6392_TOP_CKPDN1 0x0108 +#define MT6392_TOP_CKPDN1_SET 0x010A +#define MT6392_TOP_CKPDN1_CLR 0x010C +#define MT6392_TOP_CKPDN2 0x010E +#define MT6392_TOP_CKPDN2_SET 0x0110 +#define MT6392_TOP_CKPDN2_CLR 0x0112 +#define MT6392_TOP_RST_CON 0x0114 +#define MT6392_TOP_RST_CON_SET 0x0116 +#define MT6392_TOP_RST_CON_CLR 0x0118 +#define MT6392_TOP_RST_MISC 0x011A +#define MT6392_TOP_RST_MISC_SET 0x011C +#define MT6392_TOP_RST_MISC_CLR 0x011E +#define MT6392_TOP_CKCON0 0x0120 +#define MT6392_TOP_CKCON0_SET 0x0122 +#define MT6392_TOP_CKCON0_CLR 0x0124 +#define MT6392_TOP_CKCON1 0x0126 +#define MT6392_TOP_CKCON1_SET 0x0128 +#define MT6392_TOP_CKCON1_CLR 0x012A +#define MT6392_TOP_CKTST0 0x012C +#define MT6392_TOP_CKTST1 0x012E +#define MT6392_TOP_CKTST2 0x0130 +#define MT6392_TEST_OUT 0x0132 +#define MT6392_TEST_CON0 0x0134 +#define MT6392_TEST_CON1 0x0136 +#define MT6392_EN_STATUS0 0x0138 +#define MT6392_EN_STATUS1 0x013A +#define MT6392_OCSTATUS0 0x013C +#define MT6392_OCSTATUS1 0x013E +#define MT6392_PGSTATUS 0x0140 +#define MT6392_CHRSTATUS 0x0142 +#define MT6392_TDSEL_CON 0x0144 +#define MT6392_RDSEL_CON 0x0146 +#define MT6392_SMT_CON0 0x0148 +#define MT6392_SMT_CON1 0x014A +#define MT6392_DRV_CON0 0x0152 +#define MT6392_DRV_CON1 0x0154 +#define MT6392_INT_CON0 0x0160 +#define MT6392_INT_CON0_SET 0x0162 +#define MT6392_INT_CON0_CLR 0x0164 +#define MT6392_INT_CON1 0x0166 +#define MT6392_INT_CON1_SET 0x0168 +#define MT6392_INT_CON1_CLR 0x016A +#define MT6392_INT_MISC_CON 0x016C +#define MT6392_INT_MISC_CON_SET 0x016E +#define MT6392_INT_MISC_CON_CLR 0x0170 +#define MT6392_INT_STATUS0 0x0172 +#define MT6392_INT_STATUS1 0x0174 +#define MT6392_OC_GEAR_0 0x0176 +#define MT6392_OC_GEAR_1 0x0178 +#define MT6392_OC_GEAR_2 0x017A +#define MT6392_OC_CTL_VPROC 0x017C +#define MT6392_OC_CTL_VSYS 0x017E +#define MT6392_OC_CTL_VCORE 0x0180 +#define MT6392_FQMTR_CON0 0x0182 +#define MT6392_FQMTR_CON1 0x0184 +#define MT6392_FQMTR_CON2 0x0186 +#define MT6392_RG_SPI_CON 0x0188 +#define MT6392_DEW_DIO_EN 0x018A +#define MT6392_DEW_READ_TEST 0x018C +#define MT6392_DEW_WRITE_TEST 0x018E +#define MT6392_DEW_CRC_SWRST 0x0190 +#define MT6392_DEW_CRC_EN 0x0192 +#define MT6392_DEW_CRC_VAL 0x0194 +#define MT6392_DEW_DBG_MON_SEL 0x0196 +#define MT6392_DEW_CIPHER_KEY_SEL 0x0198 +#define MT6392_DEW_CIPHER_IV_SEL 0x019A +#define MT6392_DEW_CIPHER_EN 0x019C +#define MT6392_DEW_CIPHER_RDY 0x019E +#define MT6392_DEW_CIPHER_MODE 0x01A0 +#define MT6392_DEW_CIPHER_SWRST 0x01A2 +#define MT6392_DEW_RDDMY_NO 0x01A4 +#define MT6392_DEW_RDATA_DLY_SEL 0x01A6 +#define MT6392_CLK_TRIM_CON0 0x01A8 +#define MT6392_BUCK_CON0 0x0200 +#define MT6392_BUCK_CON1 0x0202 +#define MT6392_BUCK_CON2 0x0204 +#define MT6392_BUCK_CON3 0x0206 +#define MT6392_BUCK_CON4 0x0208 +#define MT6392_BUCK_CON5 0x020A +#define MT6392_VPROC_CON0 0x020C +#define MT6392_VPROC_CON1 0x020E +#define MT6392_VPROC_CON2 0x0210 +#define MT6392_VPROC_CON3 0x0212 +#define MT6392_VPROC_CON4 0x0214 +#define MT6392_VPROC_CON5 0x0216 +#define MT6392_VPROC_CON7 0x021A +#define MT6392_VPROC_CON8 0x021C +#define MT6392_VPROC_CON9 0x021E +#define MT6392_VPROC_CON10 0x0220 +#define MT6392_VPROC_CON11 0x0222 +#define MT6392_VPROC_CON12 0x0224 +#define MT6392_VPROC_CON13 0x0226 +#define MT6392_VPROC_CON14 0x0228 +#define MT6392_VPROC_CON15 0x022A +#define MT6392_VPROC_CON18 0x0230 +#define MT6392_VSYS_CON0 0x0232 +#define MT6392_VSYS_CON1 0x0234 +#define MT6392_VSYS_CON2 0x0236 +#define MT6392_VSYS_CON3 0x0238 +#define MT6392_VSYS_CON4 0x023A +#define MT6392_VSYS_CON5 0x023C +#define MT6392_VSYS_CON7 0x0240 +#define MT6392_VSYS_CON8 0x0242 +#define MT6392_VSYS_CON9 0x0244 +#define MT6392_VSYS_CON10 0x0246 +#define MT6392_VSYS_CON11 0x0248 +#define MT6392_VSYS_CON12 0x024A +#define MT6392_VSYS_CON13 0x024C +#define MT6392_VSYS_CON14 0x024E +#define MT6392_VSYS_CON15 0x0250 +#define MT6392_VSYS_CON18 0x0256 +#define MT6392_BUCK_OC_CON0 0x0258 +#define MT6392_BUCK_OC_CON1 0x025A +#define MT6392_BUCK_OC_CON2 0x025C +#define MT6392_BUCK_OC_CON3 0x025E +#define MT6392_BUCK_OC_CON4 0x0260 +#define MT6392_BUCK_OC_VPROC_CON0 0x0262 +#define MT6392_BUCK_OC_VCORE_CON0 0x0264 +#define MT6392_BUCK_OC_VSYS_CON0 0x0266 +#define MT6392_BUCK_ANA_MON_CON0 0x0268 +#define MT6392_BUCK_EFUSE_OC_CON0 0x026A +#define MT6392_VCORE_CON0 0x0300 +#define MT6392_VCORE_CON1 0x0302 +#define MT6392_VCORE_CON2 0x0304 +#define MT6392_VCORE_CON3 0x0306 +#define MT6392_VCORE_CON4 0x0308 +#define MT6392_VCORE_CON5 0x030A +#define MT6392_VCORE_CON7 0x030E +#define MT6392_VCORE_CON8 0x0310 +#define MT6392_VCORE_CON9 0x0312 +#define MT6392_VCORE_CON10 0x0314 +#define MT6392_VCORE_CON11 0x0316 +#define MT6392_VCORE_CON12 0x0318 +#define MT6392_VCORE_CON13 0x031A +#define MT6392_VCORE_CON14 0x031C +#define MT6392_VCORE_CON15 0x031E +#define MT6392_VCORE_CON18 0x0324 +#define MT6392_BUCK_K_CON0 0x032A +#define MT6392_BUCK_K_CON1 0x032C +#define MT6392_BUCK_K_CON2 0x032E +#define MT6392_ANALDO_CON0 0x0400 +#define MT6392_ANALDO_CON1 0x0402 +#define MT6392_ANALDO_CON2 0x0404 +#define MT6392_ANALDO_CON3 0x0406 +#define MT6392_ANALDO_CON4 0x0408 +#define MT6392_ANALDO_CON6 0x040C +#define MT6392_ANALDO_CON7 0x040E +#define MT6392_ANALDO_CON8 0x0410 +#define MT6392_ANALDO_CON10 0x0412 +#define MT6392_ANALDO_CON15 0x0414 +#define MT6392_ANALDO_CON16 0x0416 +#define MT6392_ANALDO_CON17 0x0418 +#define MT6392_ANALDO_CON21 0x0420 +#define MT6392_ANALDO_CON22 0x0422 +#define MT6392_ANALDO_CON23 0x0424 +#define MT6392_ANALDO_CON24 0x0426 +#define MT6392_ANALDO_CON25 0x0428 +#define MT6392_ANALDO_CON26 0x042A +#define MT6392_ANALDO_CON27 0x042C +#define MT6392_ANALDO_CON28 0x042E +#define MT6392_ANALDO_CON29 0x0430 +#define MT6392_DIGLDO_CON0 0x0500 +#define MT6392_DIGLDO_CON2 0x0502 +#define MT6392_DIGLDO_CON3 0x0504 +#define MT6392_DIGLDO_CON5 0x0506 +#define MT6392_DIGLDO_CON6 0x0508 +#define MT6392_DIGLDO_CON7 0x050A +#define MT6392_DIGLDO_CON8 0x050C +#define MT6392_DIGLDO_CON10 0x0510 +#define MT6392_DIGLDO_CON11 0x0512 +#define MT6392_DIGLDO_CON12 0x0514 +#define MT6392_DIGLDO_CON15 0x051A +#define MT6392_DIGLDO_CON20 0x0524 +#define MT6392_DIGLDO_CON21 0x0526 +#define MT6392_DIGLDO_CON23 0x0528 +#define MT6392_DIGLDO_CON24 0x052A +#define MT6392_DIGLDO_CON26 0x052C +#define MT6392_DIGLDO_CON27 0x052E +#define MT6392_DIGLDO_CON28 0x0530 +#define MT6392_DIGLDO_CON29 0x0532 +#define MT6392_DIGLDO_CON30 0x0534 +#define MT6392_DIGLDO_CON31 0x0536 +#define MT6392_DIGLDO_CON32 0x0538 +#define MT6392_DIGLDO_CON33 0x053A +#define MT6392_DIGLDO_CON36 0x0540 +#define MT6392_DIGLDO_CON41 0x0546 +#define MT6392_DIGLDO_CON44 0x054C +#define MT6392_DIGLDO_CON47 0x0552 +#define MT6392_DIGLDO_CON48 0x0554 +#define MT6392_DIGLDO_CON49 0x0556 +#define MT6392_DIGLDO_CON50 0x0558 +#define MT6392_DIGLDO_CON51 0x055A +#define MT6392_DIGLDO_CON52 0x055C +#define MT6392_DIGLDO_CON53 0x055E +#define MT6392_DIGLDO_CON54 0x0560 +#define MT6392_DIGLDO_CON55 0x0562 +#define MT6392_DIGLDO_CON56 0x0564 +#define MT6392_DIGLDO_CON57 0x0566 +#define MT6392_DIGLDO_CON58 0x0568 +#define MT6392_DIGLDO_CON59 0x056A +#define MT6392_DIGLDO_CON60 0x056C +#define MT6392_DIGLDO_CON61 0x056E +#define MT6392_DIGLDO_CON62 0x0570 +#define MT6392_DIGLDO_CON63 0x0572 +#define MT6392_EFUSE_CON0 0x0600 +#define MT6392_EFUSE_CON1 0x0602 +#define MT6392_EFUSE_CON2 0x0604 +#define MT6392_EFUSE_CON3 0x0606 +#define MT6392_EFUSE_CON4 0x0608 +#define MT6392_EFUSE_CON5 0x060A +#define MT6392_EFUSE_CON6 0x060C +#define MT6392_EFUSE_VAL_0_15 0x060E +#define MT6392_EFUSE_VAL_16_31 0x0610 +#define MT6392_EFUSE_VAL_32_47 0x0612 +#define MT6392_EFUSE_VAL_48_63 0x0614 +#define MT6392_EFUSE_VAL_64_79 0x0616 +#define MT6392_EFUSE_VAL_80_95 0x0618 +#define MT6392_EFUSE_VAL_96_111 0x061A +#define MT6392_EFUSE_VAL_112_127 0x061C +#define MT6392_EFUSE_VAL_128_143 0x061E +#define MT6392_EFUSE_VAL_144_159 0x0620 +#define MT6392_EFUSE_VAL_160_175 0x0622 +#define MT6392_EFUSE_VAL_176_191 0x0624 +#define MT6392_EFUSE_VAL_192_207 0x0626 +#define MT6392_EFUSE_VAL_208_223 0x0628 +#define MT6392_EFUSE_VAL_224_239 0x062A +#define MT6392_EFUSE_VAL_240_255 0x062C +#define MT6392_EFUSE_VAL_256_271 0x062E +#define MT6392_EFUSE_VAL_272_287 0x0630 +#define MT6392_EFUSE_VAL_288_303 0x0632 +#define MT6392_EFUSE_VAL_304_319 0x0634 +#define MT6392_EFUSE_VAL_320_335 0x0636 +#define MT6392_EFUSE_VAL_336_351 0x0638 +#define MT6392_EFUSE_VAL_352_367 0x063A +#define MT6392_EFUSE_VAL_368_383 0x063C +#define MT6392_EFUSE_VAL_384_399 0x063E +#define MT6392_EFUSE_VAL_400_415 0x0640 +#define MT6392_EFUSE_VAL_416_431 0x0642 +#define MT6392_RTC_MIX_CON0 0x0644 +#define MT6392_RTC_MIX_CON1 0x0646 +#define MT6392_EFUSE_VAL_432_447 0x0648 +#define MT6392_EFUSE_VAL_448_463 0x064A +#define MT6392_EFUSE_VAL_464_479 0x064C +#define MT6392_EFUSE_VAL_480_495 0x064E +#define MT6392_EFUSE_VAL_496_511 0x0650 +#define MT6392_EFUSE_DOUT_0_15 0x0652 +#define MT6392_EFUSE_DOUT_16_31 0x0654 +#define MT6392_EFUSE_DOUT_32_47 0x0656 +#define MT6392_EFUSE_DOUT_48_63 0x0658 +#define MT6392_EFUSE_DOUT_64_79 0x065A +#define MT6392_EFUSE_DOUT_80_95 0x065C +#define MT6392_EFUSE_DOUT_96_111 0x065E +#define MT6392_EFUSE_DOUT_112_127 0x0660 +#define MT6392_EFUSE_DOUT_128_143 0x0662 +#define MT6392_EFUSE_DOUT_144_159 0x0664 +#define MT6392_EFUSE_DOUT_160_175 0x0666 +#define MT6392_EFUSE_DOUT_176_191 0x0668 +#define MT6392_EFUSE_DOUT_192_207 0x066A +#define MT6392_EFUSE_DOUT_208_223 0x066C +#define MT6392_EFUSE_DOUT_224_239 0x066E +#define MT6392_EFUSE_DOUT_240_255 0x0670 +#define MT6392_EFUSE_DOUT_256_271 0x0672 +#define MT6392_EFUSE_DOUT_272_287 0x0674 +#define MT6392_EFUSE_DOUT_288_303 0x0676 +#define MT6392_EFUSE_DOUT_304_319 0x0678 +#define MT6392_EFUSE_DOUT_320_335 0x067A +#define MT6392_EFUSE_DOUT_336_351 0x067C +#define MT6392_EFUSE_DOUT_352_367 0x067E +#define MT6392_EFUSE_DOUT_368_383 0x0680 +#define MT6392_EFUSE_DOUT_384_399 0x0682 +#define MT6392_EFUSE_DOUT_400_415 0x0684 +#define MT6392_EFUSE_DOUT_416_431 0x0686 +#define MT6392_EFUSE_DOUT_432_447 0x0688 +#define MT6392_EFUSE_DOUT_448_463 0x068A +#define MT6392_EFUSE_DOUT_464_479 0x068C +#define MT6392_EFUSE_DOUT_480_495 0x068E +#define MT6392_EFUSE_DOUT_496_511 0x0690 +#define MT6392_EFUSE_CON7 0x0692 +#define MT6392_EFUSE_CON8 0x0694 +#define MT6392_EFUSE_CON9 0x0696 +#define MT6392_AUXADC_ADC0 0x0700 +#define MT6392_AUXADC_ADC1 0x0702 +#define MT6392_AUXADC_ADC2 0x0704 +#define MT6392_AUXADC_ADC3 0x0706 +#define MT6392_AUXADC_ADC4 0x0708 +#define MT6392_AUXADC_ADC5 0x070A +#define MT6392_AUXADC_ADC6 0x070C +#define MT6392_AUXADC_ADC7 0x070E +#define MT6392_AUXADC_ADC8 0x0710 +#define MT6392_AUXADC_ADC9 0x0712 +#define MT6392_AUXADC_ADC10 0x0714 +#define MT6392_AUXADC_ADC11 0x0716 +#define MT6392_AUXADC_ADC12 0x0718 +#define MT6392_AUXADC_ADC13 0x071A +#define MT6392_AUXADC_ADC14 0x071C +#define MT6392_AUXADC_ADC15 0x071E +#define MT6392_AUXADC_ADC16 0x0720 +#define MT6392_AUXADC_ADC17 0x0722 +#define MT6392_AUXADC_ADC18 0x0724 +#define MT6392_AUXADC_ADC19 0x0726 +#define MT6392_AUXADC_ADC20 0x0728 +#define MT6392_AUXADC_ADC21 0x072A +#define MT6392_AUXADC_ADC22 0x072C +#define MT6392_AUXADC_STA0 0x072E +#define MT6392_AUXADC_STA1 0x0730 +#define MT6392_AUXADC_RQST0 0x0732 +#define MT6392_AUXADC_RQST0_SET 0x0734 +#define MT6392_AUXADC_RQST0_CLR 0x0736 +#define MT6392_AUXADC_CON0 0x0738 +#define MT6392_AUXADC_CON0_SET 0x073A +#define MT6392_AUXADC_CON0_CLR 0x073C +#define MT6392_AUXADC_CON1 0x073E +#define MT6392_AUXADC_CON2 0x0740 +#define MT6392_AUXADC_CON3 0x0742 +#define MT6392_AUXADC_CON4 0x0744 +#define MT6392_AUXADC_CON5 0x0746 +#define MT6392_AUXADC_CON6 0x0748 +#define MT6392_AUXADC_CON7 0x074A +#define MT6392_AUXADC_CON8 0x074C +#define MT6392_AUXADC_CON9 0x074E +#define MT6392_AUXADC_CON10 0x0750 +#define MT6392_AUXADC_CON11 0x0752 +#define MT6392_AUXADC_CON12 0x0754 +#define MT6392_AUXADC_CON13 0x0756 +#define MT6392_AUXADC_CON14 0x0758 +#define MT6392_AUXADC_CON15 0x075A +#define MT6392_AUXADC_CON16 0x075C +#define MT6392_AUXADC_AUTORPT0 0x075E +#define MT6392_AUXADC_LBAT0 0x0760 +#define MT6392_AUXADC_LBAT1 0x0762 +#define MT6392_AUXADC_LBAT2 0x0764 +#define MT6392_AUXADC_LBAT3 0x0766 +#define MT6392_AUXADC_LBAT4 0x0768 +#define MT6392_AUXADC_LBAT5 0x076A +#define MT6392_AUXADC_LBAT6 0x076C +#define MT6392_AUXADC_THR0 0x076E +#define MT6392_AUXADC_THR1 0x0770 +#define MT6392_AUXADC_THR2 0x0772 +#define MT6392_AUXADC_THR3 0x0774 +#define MT6392_AUXADC_THR4 0x0776 +#define MT6392_AUXADC_THR5 0x0778 +#define MT6392_AUXADC_THR6 0x077A +#define MT6392_AUXADC_EFUSE0 0x077C +#define MT6392_AUXADC_EFUSE1 0x077E +#define MT6392_AUXADC_EFUSE2 0x0780 +#define MT6392_AUXADC_EFUSE3 0x0782 +#define MT6392_AUXADC_EFUSE4 0x0784 +#define MT6392_AUXADC_EFUSE5 0x0786 +#define MT6392_AUXADC_NAG_0 0x0788 +#define MT6392_AUXADC_NAG_1 0x078A +#define MT6392_AUXADC_NAG_2 0x078C +#define MT6392_AUXADC_NAG_3 0x078E +#define MT6392_AUXADC_NAG_4 0x0790 +#define MT6392_AUXADC_NAG_5 0x0792 +#define MT6392_AUXADC_NAG_6 0x0794 +#define MT6392_AUXADC_NAG_7 0x0796 +#define MT6392_AUXADC_NAG_8 0x0798 +#define MT6392_AUXADC_TYPEC_H_1 0x079A +#define MT6392_AUXADC_TYPEC_H_2 0x079C +#define MT6392_AUXADC_TYPEC_H_3 0x079E +#define MT6392_AUXADC_TYPEC_H_4 0x07A0 +#define MT6392_AUXADC_TYPEC_H_5 0x07A2 +#define MT6392_AUXADC_TYPEC_H_6 0x07A4 +#define MT6392_AUXADC_TYPEC_H_7 0x07A6 +#define MT6392_AUXADC_TYPEC_L_1 0x07A8 +#define MT6392_AUXADC_TYPEC_L_2 0x07AA +#define MT6392_AUXADC_TYPEC_L_3 0x07AC +#define MT6392_AUXADC_TYPEC_L_4 0x07AE +#define MT6392_AUXADC_TYPEC_L_5 0x07B0 +#define MT6392_AUXADC_TYPEC_L_6 0x07B2 +#define MT6392_AUXADC_TYPEC_L_7 0x07B4 +#define MT6392_AUXADC_NAG_9 0x07B6 +#define MT6392_TYPE_C_PHY_RG_0 0x0800 +#define MT6392_TYPE_C_PHY_RG_CC_RESERVE_CSR 0x0802 +#define MT6392_TYPE_C_VCMP_CTRL 0x0804 +#define MT6392_TYPE_C_CTRL 0x0806 +#define MT6392_TYPE_C_CC_SW_CTRL 0x080a +#define MT6392_TYPE_C_CC_VOL_PERIODIC_MEAS_VAL 0x080c +#define MT6392_TYPE_C_CC_VOL_DEBOUNCE_CNT_VAL 0x080e +#define MT6392_TYPE_C_DRP_SRC_CNT_VAL_0 0x0810 +#define MT6392_TYPE_C_DRP_SNK_CNT_VAL_0 0x0814 +#define MT6392_TYPE_C_DRP_TRY_CNT_VAL_0 0x0818 +#define MT6392_TYPE_C_CC_SRC_DEFAULT_DAC_VAL 0x0820 +#define MT6392_TYPE_C_CC_SRC_15_DAC_VAL 0x0822 +#define MT6392_TYPE_C_CC_SRC_30_DAC_VAL 0x0824 +#define MT6392_TYPE_C_CC_SNK_DAC_VAL_0 0x0828 +#define MT6392_TYPE_C_CC_SNK_DAC_VAL_1 0x082a +#define MT6392_TYPE_C_INTR_EN_0 0x0830 +#define MT6392_TYPE_C_INTR_EN_2 0x0834 +#define MT6392_TYPE_C_INTR_0 0x0838 +#define MT6392_TYPE_C_INTR_2 0x083C +#define MT6392_TYPE_C_CC_STATUS 0x0840 +#define MT6392_TYPE_C_PWR_STATUS 0x0842 +#define MT6392_TYPE_C_PHY_RG_CC1_RESISTENCE_0 0x0844 +#define MT6392_TYPE_C_PHY_RG_CC1_RESISTENCE_1 0x0846 +#define MT6392_TYPE_C_PHY_RG_CC2_RESISTENCE_0 0x0848 +#define MT6392_TYPE_C_PHY_RG_CC2_RESISTENCE_1 0x084a +#define MT6392_TYPE_C_CC_SW_FORCE_MODE_ENABLE_0 0x0860 +#define MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_0 0x0864 +#define MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_1 0x0866 +#define MT6392_TYPE_C_CC_SW_FORCE_MODE_ENABLE_1 0x0868 +#define MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_2 0x086c +#define MT6392_TYPE_C_CC_DAC_CALI_CTRL 0x0870 +#define MT6392_TYPE_C_CC_DAC_CALI_RESULT 0x0872 +#define MT6392_TYPE_C_DEBUG_PORT_SELECT_0 0x0880 +#define MT6392_TYPE_C_DEBUG_PORT_SELECT_1 0x0882 +#define MT6392_TYPE_C_DEBUG_MODE_SELECT 0x0884 +#define MT6392_TYPE_C_DEBUG_OUT_READ_0 0x0888 +#define MT6392_TYPE_C_DEBUG_OUT_READ_1 0x088a +#define MT6392_TYPE_C_SW_DEBUG_PORT_0 0x088c +#define MT6392_TYPE_C_SW_DEBUG_PORT_1 0x088e + +#endif /* __MFD_MT6392_REGISTERS_H__ */ diff --git a/include/linux/mfd/mt6397/core.h b/include/linux/mfd/mt6397/cor= e.h index 340fc72e22aa..3729a6856c13 100644 --- a/include/linux/mfd/mt6397/core.h +++ b/include/linux/mfd/mt6397/core.h @@ -20,6 +20,7 @@ enum chip_id { MT6359_CHIP_ID =3D 0x59, MT6366_CHIP_ID =3D 0x66, MT6391_CHIP_ID =3D 0x91, + MT6392_CHIP_ID =3D 0x92, MT6397_CHIP_ID =3D 0x97, }; =20 --=20 2.43.0 From nobody Mon Sep 28 16:21:39 2026 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 82E4D440A30 for ; Thu, 20 Aug 2026 12:26:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228814; cv=none; b=E2BA2qBy3e/pgqzvaP+nN8XoeFyWVyPiZ1/YrbSmV2rnlPoNWins37EkZyj9WRt1uwkkcZY7nTTsJr/7sH74lMWQt3jmswQSnUkRmpCrM8gNd1HGOHIUfUjVPWbEYFZK8ykui1pyBIsn1qWiv9takaYWKvyMEpyGUhjsNwzs/Zk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228814; c=relaxed/simple; bh=2bZt2a2zRVSBV3MA0JWJ6SLazOmmGt1tpatOsImPFW4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=BX/DQ7tcnwC4jkIhP7kWLd8UJ2KJyIp0wkd4QzrSbbq8+eMnv/vpRftVcnr1IhekzNKG1i0m71L8d2ClWxJbhBu/1KbiJw3tL2NkeTAjuOMr9aKsiPp87I6kCrU+oSBnd1aakM7n79lCZ8E4aAbsu6/NjMV1ctuwr+Xi8AwG8tA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=gdDZzalu; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="gdDZzalu" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-493b966dd74so14485895e9.3 for ; Thu, 20 Aug 2026 05:26:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787228811; x=1787833611; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=RzvCFyjr8bx4d2LvTNFN/pQ0QZHT1mGXGPc+CarTw40=; b=gdDZzaluIIgXwAkRazz4PGcNUtM7nInLMop1Ivt0lrq45hxnecRpAM9vyYK7wFrppt Jri/z14SFNtwRIkVKil7BQ7RcO9mNRmBw++11+aMDlvrS3CEchjwqXzpefgsw+/3RZ22 LHDqNCreBa9AGhOaEXEJZ0uLKT+uSPno8GeQuVGtpAPOJbO5rd/o/quVyrEMSgRVdT5I QfOC+ObQF3bPNsTNClVXAl6fLBG0Jww+sUhBLoJ8PllZW1sA4HdPMPb+XO7VF/5SKJcs 2gO12GD6bKoFavu3byIXK0uar9dUs4pmX5EZXufHnKOXfVbYZey1WU2wSGKngGwcMAkn eUDw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787228811; x=1787833611; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=RzvCFyjr8bx4d2LvTNFN/pQ0QZHT1mGXGPc+CarTw40=; b=XCDFl8krFVtFsFWOGrkai2GG+UkeJYphbcAjilyA4V92N0Bf2H3qrbkW4oFAVinknh yFhUKhh+xQCi826qVNZjuj0IxGiiTfSJRhROaREAsixU7+p0h3UmsG+U09jZuaPhtLlW zh0ygg7GsnA3IcKOGBvPIKZhU3DfAAgHNJa+gqXPwO+4IChGoT/je/kbz2eLy6FiqQ+I ExssfxehwSO+Kra8mW5tOxv0OPunQc5uI6EYcrOBy8NT73P1rOwNISZ7vComdPuXr8VC jrW90e1cv+E8mmEkxPdL8lWV/nbQ/pBOa0knShr+JWUtfCIJIvxkpoE2XfiMDfDqrgVT 8vfg== X-Forwarded-Encrypted: i=1; AHgh+RrGYQzr+fvWnhDyACTs1uY7NBLbFyZxz1H73Lxh9/qhiF/ePEb/kLsHKck7pJgdFlUvdDiNpL2+ctw+LiU=@vger.kernel.org X-Gm-Message-State: AOJu0Yw2oLp0JQcV57uX+GRbMgoKGP3SiesL2y25U6ztaB8WrBdaWGs5 6BdO9mcHo0fCg48gKZC4Qe/gPnKWK40zDsz6QgVk46lKdYuWXFwLk6e6 X-Gm-Gg: AR+sD12GowHxjCObMvITd8ApKwRYh34+8nPjjGtYvIW0hJQAqaBdvwVLjCFU7arrOq/ ynKzFpKUb15MzSThRScz/bfja33Et1er9FiUV8ImtehgB/40vPSZPEaE6dQyKMpV5jQc+Y0WA4K AYz5vw7ciWRpJS3hnz2nFma/LvgOmoMKRZTGh+yCsolGXxoosE/YjVbVKouBD3fydamK32Q3ze+ FbIAmga6D76F08/KzAsH+alirl+N5/NhaZgIDvgTM2YBzh1/JuPNMEalBASXMC80zITb9BhV8dk AC+Q3b3VOtMxoOWWzdqGZjdbBGOXO2r4UdHeKktYXhUlWvpW4PtomCUo/D07t88csqJDwjwk6+5 LhRaNCk0vIQaKPdeiuPULuNBhCs2eGJcJUT3IE89cCysQTlUx3hU9HQ5eI+P/07qZlTTj4RwD0H 58Y70s7e8+kcdsLimj2iUgt7BCTZ67ZS99lV33oJMOjPYvbgzMaFhlhQ== X-Received: by 2002:a05:600c:3f18:b0:498:1595:be7b with SMTP id 5b1f17b1804b1-499aa194df0mr233187165e9.4.1787228810718; Thu, 20 Aug 2026 05:26:50 -0700 (PDT) Received: from luca-vm.. ([81.56.18.151]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499ab2a8b34sm170494645e9.8.2026.08.20.05.26.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Aug 2026 05:26:50 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Val Packett , Luca Leonardo Scorcia , AngeloGioacchino Del Regno , Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sen Chu , Sean Wang , Macpaul Lin , Lee Jones , Matthias Brugger , Liam Girdwood , Mark Brown , Linus Walleij , Julien Massot , Fabien Parent , Akari Tsuyukusa , Chen Zhong , linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, mfd@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org Subject: [PATCH v9 6/9] input: keyboard: mtk-pmic-keys: Add MT6392 support Date: Thu, 20 Aug 2026 14:20:04 +0200 Message-ID: <20260820122242.120039-7-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260820122242.120039-1-l.scorcia@gmail.com> References: <20260820122242.120039-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Val Packett Add support for the MT6392 PMIC to the keys driver. Signed-off-by: Val Packett Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno Acked-by: Dmitry Torokhov --- drivers/input/keyboard/mtk-pmic-keys.c | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) diff --git a/drivers/input/keyboard/mtk-pmic-keys.c b/drivers/input/keyboar= d/mtk-pmic-keys.c index c78d9f6d97c4..8b4a89fce4fb 100644 --- a/drivers/input/keyboard/mtk-pmic-keys.c +++ b/drivers/input/keyboard/mtk-pmic-keys.c @@ -13,6 +13,7 @@ #include #include #include +#include #include #include #include @@ -69,6 +70,19 @@ static const struct mtk_pmic_regs mt6397_regs =3D { .rst_lprst_mask =3D MTK_PMIC_RST_DU_MASK, }; =20 +static const struct mtk_pmic_regs mt6392_regs =3D { + .keys_regs[MTK_PMIC_PWRKEY_INDEX] =3D + MTK_PMIC_KEYS_REGS(MT6392_CHRSTATUS, 0x2, + MT6392_INT_MISC_CON, 0x10, + MTK_PMIC_PWRKEY_RST), + .keys_regs[MTK_PMIC_HOMEKEY_INDEX] =3D + MTK_PMIC_KEYS_REGS(MT6392_CHRSTATUS, 0x4, + MT6392_INT_MISC_CON, 0x8, + MTK_PMIC_HOMEKEY_RST), + .pmic_rst_reg =3D MT6392_TOP_RST_MISC, + .rst_lprst_mask =3D MTK_PMIC_RST_DU_MASK, +}; + static const struct mtk_pmic_regs mt6323_regs =3D { .keys_regs[MTK_PMIC_PWRKEY_INDEX] =3D MTK_PMIC_KEYS_REGS(MT6323_CHRSTATUS, @@ -301,6 +315,9 @@ static const struct of_device_id of_mtk_pmic_keys_match= _tbl[] =3D { { .compatible =3D "mediatek,mt6397-keys", .data =3D &mt6397_regs, + }, { + .compatible =3D "mediatek,mt6392-keys", + .data =3D &mt6392_regs, }, { .compatible =3D "mediatek,mt6323-keys", .data =3D &mt6323_regs, --=20 2.43.0 From nobody Mon Sep 28 16:21:39 2026 Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com [209.85.221.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C2E2243F0B1 for ; Thu, 20 Aug 2026 12:27:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228826; cv=none; b=UTGPInGlTcnr2v9X0bpjudIeYp4Yc0MQbuhgoTD/E33N+5h3S0HxZg3JT7BP/AUlQ+4SCU/+/KeHesDbmRr8IUtKNGgtHvx5K38LyB0IEbIL3jctBUlYy5hWOFzFmP3CQElyWEezGX74Wx2EYRYTKj/VVUYiBXjSNVZZI3BxFnQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228826; c=relaxed/simple; bh=qTaF7TRiZkTD1hP7KOH8ckvyLCF0n7wFHby0gHb6G+s=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=jcD0bebTIc55p7d7gUl9/SZo1CsxOfk4yyqzn64ZmZiZzra4EBVDc3GA7hkPBFHiTbxHbGA3g6keaCm5gfs+j4zUoz4Yqo5IrX4LV0Ke1vaxMMSB1sP36g1QwqLqScH/AvdwCGQXIB2hN6kYCNWMeVyd2Gj/C2o1Z862gjJpnf8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=bnHZGmM5; arc=none smtp.client-ip=209.85.221.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="bnHZGmM5" Received: by mail-wr1-f53.google.com with SMTP id ffacd0b85a97d-47f3b39f2a1so1884578f8f.2 for ; Thu, 20 Aug 2026 05:27:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787228823; x=1787833623; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=nG1MlD4PN9leIlB74vSBgHn1juhdOfLFrGDifVzjZsw=; b=bnHZGmM5rTK6VqPoIajOfz7XPae7DkHLyORc4Nv0cQcARep4HGDLVjdEggm09KHa1u Qu8knKxXdxzRky+KZaZ02WFFQKydjMLRno0tqBnB+J4Hp5LfFamnnbwvkXjI03DGmDqh 1zHdxfLgwhgqtZcEtGsEZcrf79nBV/ZJahynGn87dYgQZlvBh6v6FpCMCCM5ZJr9a8L6 Tq3jI0niR31wYArXbnYXhbsDg8GWpauIg2YCFx38c+Yi+bRayki7r01PVYVQJCWL/HAh Q+JCHrfqhEhPSRJiHP7loqCUtCgRkzWUbkzFsdBOpzu4ruOxWNp6nvBi02RCeZiPWtTI sB7Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787228823; x=1787833623; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=nG1MlD4PN9leIlB74vSBgHn1juhdOfLFrGDifVzjZsw=; b=HuBgpSp/Ex5vhlhDVzKDSxM8a993wxcRQ8LM+nIQ7oObF1KPpIVZ98OaALa64t5lEI p++LG77hgZ+WQCEAu1+X8tbC0U3ni1FoQWlV6mapht8UxGXlzuPbn5g9o3hZ4nP/lS10 sURbespw9y5k4IvOrU5RE899UW1Y0+H60yAgrQRgYfwcpAooSUBekPtF2TcjFtsFKxQk tTBvmjt5mZxtvqSPEqfU0fkckIo86O9BZ+Ju6JGnbHLCrCZgnZfRjdHklfwfKMnRdVxQ bIfwmd7JOoeYCSxd0z4ePHPfURIIs6aXaE3nN9xMULdSPjQIKr7K3LcnA0O98KIYLDgV a8Yw== X-Forwarded-Encrypted: i=1; AHgh+RpuYt3zW+d+cOunIgyzlPiNlA/zpamZryQ/DNfL6f1q9BgjzKFcPyKGEdr+yKyzxUSyXrDvqZNW7ghQus0=@vger.kernel.org X-Gm-Message-State: AOJu0Yyrto9V3nKK1emsggxB3akptP521tht82Npu9Pnxztdvd/cH1mc RNskqhj1ywNxW/WmRTB+9wdib9x1mg9ayvBX6Ja0oNF7cRUP+J+wrbef X-Gm-Gg: AR+sD11NS2lx870JdiKLsyB7yoyde9bHSOSdyDkWODaSMRBZwAUmFqEQ2BsYMf+KySz RmX5kV0joNI2CP8SM/+z1GWApvqlgp8ASN/x4DyuAn+NkANAYC56kE+6ljIjI8cxxVe84hHnNJn cvH55PeSIELvKvJ+WwhObsAPpA+PR/vzyJp8bKpEn+JXDpX9A7RxHY0OJjEMiJ9K7ZqPH80QPU9 ctL5/eawlyXq6xQC4DbzQ7e4CYX7Iu8vsEq4r6EUBZdANvy2nH7OUGfnP0Kt8zfajBk8+uTc13K 6Ea9GhVCbo0YsZr3VHzNXKwe3nj/QLEdjFjiedDGHtiaA89t4AsBLX6JhZ5Q/03mnxi2F3/CYH5 mQJr0idcbx63opfU3jDXN0+6Q9cU6TVJFTE0hHMUBkHfmoqujo7znxfxU6ivegh0wMtTcRqJsrS OesmlM67ua9/GJDqYpfiWHglAmBwRc/zr0t9rrewbI8MylXN0eccYj2g== X-Received: by 2002:a05:600c:8b06:b0:495:4572:21af with SMTP id 5b1f17b1804b1-499aa1a93f0mr239608325e9.9.1787228822659; Thu, 20 Aug 2026 05:27:02 -0700 (PDT) Received: from luca-vm.. ([81.56.18.151]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499ab2a8b34sm170494645e9.8.2026.08.20.05.27.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Aug 2026 05:27:02 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , AngeloGioacchino Del Regno , Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sen Chu , Sean Wang , Macpaul Lin , Lee Jones , Matthias Brugger , Liam Girdwood , Mark Brown , Linus Walleij , Julien Massot , Val Packett , Fabien Parent , Akari Tsuyukusa , Chen Zhong , linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, mfd@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org Subject: [PATCH v9 7/9] pinctrl: mediatek: mt6397: Add MediaTek MT6392 Date: Thu, 20 Aug 2026 14:20:05 +0200 Message-ID: <20260820122242.120039-8-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260820122242.120039-1-l.scorcia@gmail.com> References: <20260820122242.120039-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support for the MT6392 pinctrl device, which is very similar to MT6397 with a handful of different property values and its own pins definition. Update the MT6397 driver to retrieve device data from the match table and use it for driver init. Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno --- drivers/pinctrl/mediatek/pinctrl-mt6397.c | 37 ++++++++++- drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h | 64 +++++++++++++++++++ 2 files changed, 99 insertions(+), 2 deletions(-) create mode 100644 drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h diff --git a/drivers/pinctrl/mediatek/pinctrl-mt6397.c b/drivers/pinctrl/me= diatek/pinctrl-mt6397.c index 03d0f65d7bcc..8ba02e70595c 100644 --- a/drivers/pinctrl/mediatek/pinctrl-mt6397.c +++ b/drivers/pinctrl/mediatek/pinctrl-mt6397.c @@ -12,10 +12,32 @@ #include =20 #include "pinctrl-mtk-common.h" +#include "pinctrl-mtk-mt6392.h" #include "pinctrl-mtk-mt6397.h" =20 #define MT6397_PIN_REG_BASE 0xc000 =20 +static const struct mtk_pinctrl_devdata mt6392_pinctrl_data =3D { + .pins =3D mtk_pins_mt6392, + .npins =3D ARRAY_SIZE(mtk_pins_mt6392), + .dir_offset =3D (MT6397_PIN_REG_BASE + 0x000), + .ies_offset =3D MTK_PINCTRL_NOT_SUPPORT, + .smt_offset =3D MTK_PINCTRL_NOT_SUPPORT, + .pullen_offset =3D (MT6397_PIN_REG_BASE + 0x020), + .pullsel_offset =3D (MT6397_PIN_REG_BASE + 0x040), + .dout_offset =3D (MT6397_PIN_REG_BASE + 0x080), + .din_offset =3D (MT6397_PIN_REG_BASE + 0x0a0), + .pinmux_offset =3D (MT6397_PIN_REG_BASE + 0x0c0), + .type1_start =3D 7, + .type1_end =3D 7, + .port_shf =3D 3, + .port_mask =3D 0x3, + .port_align =3D 2, + .mode_mask =3D 0xf, + .mode_per_reg =3D 5, + .mode_shf =3D 4, +}; + static const struct mtk_pinctrl_devdata mt6397_pinctrl_data =3D { .pins =3D mtk_pins_mt6397, .npins =3D ARRAY_SIZE(mtk_pins_mt6397), @@ -40,13 +62,24 @@ static const struct mtk_pinctrl_devdata mt6397_pinctrl_= data =3D { static int mt6397_pinctrl_probe(struct platform_device *pdev) { struct mt6397_chip *mt6397; + const struct mtk_pinctrl_devdata *data; + + data =3D device_get_match_data(&pdev->dev); + if (!data) + return -ENOENT; =20 mt6397 =3D dev_get_drvdata(pdev->dev.parent); - return mtk_pctrl_init(pdev, &mt6397_pinctrl_data, mt6397->regmap); + return mtk_pctrl_init(pdev, data, mt6397->regmap); } =20 static const struct of_device_id mt6397_pctrl_match[] =3D { - { .compatible =3D "mediatek,mt6397-pinctrl", }, + { + .compatible =3D "mediatek,mt6392-pinctrl", + .data =3D &mt6392_pinctrl_data + }, { + .compatible =3D "mediatek,mt6397-pinctrl", + .data =3D &mt6397_pinctrl_data + }, { } }; =20 diff --git a/drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h b/drivers/pinctr= l/mediatek/pinctrl-mtk-mt6392.h new file mode 100644 index 000000000000..e7241af28fdb --- /dev/null +++ b/drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h @@ -0,0 +1,64 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +#ifndef __PINCTRL_MTK_MT6392_H +#define __PINCTRL_MTK_MT6392_H + +#include +#include "pinctrl-mtk-common.h" + +static const struct mtk_desc_pin mtk_pins_mt6392[] =3D { + MTK_PIN(PINCTRL_PIN(0, "INT"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO0"), + MTK_FUNCTION(1, "INT"), + MTK_FUNCTION(5, "TEST_CK2"), + MTK_FUNCTION(6, "TEST_IN1"), + MTK_FUNCTION(7, "TEST_OUT1") + ), + MTK_PIN(PINCTRL_PIN(1, "SRCLKEN"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO1"), + MTK_FUNCTION(1, "SRCLKEN"), + MTK_FUNCTION(5, "TEST_CK0"), + MTK_FUNCTION(6, "TEST_IN2"), + MTK_FUNCTION(7, "TEST_OUT2") + ), + MTK_PIN(PINCTRL_PIN(2, "RTC_32K1V8"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO2"), + MTK_FUNCTION(1, "RTC_32K1V8"), + MTK_FUNCTION(5, "TEST_CK1"), + MTK_FUNCTION(6, "TEST_IN3"), + MTK_FUNCTION(7, "TEST_OUT3") + ), + MTK_PIN(PINCTRL_PIN(3, "SPI_CLK"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO3"), + MTK_FUNCTION(1, "SPI_CLK") + ), + MTK_PIN(PINCTRL_PIN(4, "SPI_CSN"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO4"), + MTK_FUNCTION(1, "SPI_CSN") + ), + MTK_PIN(PINCTRL_PIN(5, "SPI_MOSI"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO5"), + MTK_FUNCTION(1, "SPI_MOSI") + ), + MTK_PIN(PINCTRL_PIN(6, "SPI_MISO"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO6"), + MTK_FUNCTION(1, "SPI_MISO"), + MTK_FUNCTION(6, "TEST_IN4"), + MTK_FUNCTION(7, "TEST_OUT4") + ), +}; + +#endif /* __PINCTRL_MTK_MT6392_H */ --=20 2.43.0 From nobody Mon Sep 28 16:21:39 2026 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 68BC143F0B1 for ; Thu, 20 Aug 2026 12:27:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228841; cv=none; b=LYOa3O8XPZLHGLAFufnzo7Ot15B0AZh1hxQ8q5oUhfcVNFSUquxwd9s0TYEhTYpCdzLvv0ajsK4A4cc/Dko5RbkmUyD0P2b0YOIeZL2JQDka3cv9Jy+aUYjJCtbirM9Ew83mHmiax/OOeUqQKWEhpQNeAjK4XnOWPrnBdmP3mRU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228841; c=relaxed/simple; bh=CWuKmK9XY78OqQNnfr6tDqE4r20JkINdWYlgZR4aZ50=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=BiFNWqaWjbUVnxi0hRI+SMHxkWSL8/iINfr4Ln4lMNZEosaCGZt1KXy5VWIBp3WZBs/2McXPrsv2OC1KmvbxHTqyW1O8xDFkHwLFRl+4+pyQUIHAfRWHXAs+5xTP83r/SzLJKMytmEwxTDD6Z17TkNzW2NXLLeY2urr7WuLDCvI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=JHGzePEe; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="JHGzePEe" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-49558ce01afso17147885e9.1 for ; Thu, 20 Aug 2026 05:27:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787228836; x=1787833636; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=dzmvbBCs1QTdA82tbxqocNzerHPvoEyP+S/72xsMRQo=; b=JHGzePEen0K2GB42En//pjW5ZenHQ+De1HsD9UDSO8+MBULGL0o/uO80gaMpCyKpTQ Tbq9WswcV/4m46wz6POpDClXN2C7K5H7/haF3+NBWZ23wjVSeoeeOUAi+uKQ/PFm0PAW qY9GNwK2vAW60SMsCmjw9tLmRk055xJZpl+EbV/ETcwkBWKz2Y08tI8i+a4219uAl2/q Sj0o9sY/JoeC6j0YjiUoiCSyqUmQAtmcd5zZav7BaT4nFCeP5N6XlH5ukkhwIdxae0zN /wDbJQ6irnVRICD0P7OcHgimZLT6o7sS+cSNza3GB4+NayTEpyiPDCWMxx1OYxvNYkAN +u+g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787228836; x=1787833636; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=dzmvbBCs1QTdA82tbxqocNzerHPvoEyP+S/72xsMRQo=; b=IFP8dtcpWVHcylEkqzXc0xokaV3DGzWryisxKV1eyDK/cf1V/MkNCkN+01MXbfMBDI qVn3QNm1D/1MN5zEfdLUMWcxBjYwfXYMdxe9Bf3oF11cSNZtSz6yTUC1NHSXumySoqVM mErDtbs7H7VXuWXceugJeOLnp75DPJ/DfFVEBIBR/UykjaeJENpgQmVGuwAfbWP01O+c n5dLXardsSn4OZlGuoUFJvTmz1xbtJCqZHVlAOdfsKqkbbze1692eevjfNyTXD/vaUPX TvSb81F8IGWLSr0QQhDieHsMxSaDsBniosMl/T93+Rk6FDBKfhizLveXrC04Gbea+LhH Lsvw== X-Forwarded-Encrypted: i=1; AHgh+Rp/L7u8q4oDiBB2eIsn/qrnKmTj4DhIuq4jsyCSfhA64bmyxeMK8KQlxvR5qUY8p9QEUau73+UbJVXL3FU=@vger.kernel.org X-Gm-Message-State: AOJu0Yw1TpbExAdVp1ENMjI60BQuyz09DrhJF6SVMK0JczxQ37xJLaFq RB7h6j/2BvT8tLBr9+JkLFQ9PBlA50X1gWYsW9I+zGy0H3ONOdODU0n2 X-Gm-Gg: AR+sD11TEcCcT3Lhf4W2wbIVNQlQe6QbH0O7aM2lWd7RGDNkdJa7XJfACmjKVNyR+Me m6Qwu/CypcyghT8216zInFx8G4PDd6fBgLpt2fc+viNifP9ljyAJBcKVfLEN6mqsy6E3heUzrFV XnrNsPc0ohZb52OU29j13X8k2EGTMQT7xksO8xZRdKaVnxXSxUAFwfU9PYLpn7BXbxys37lE3NX pzQ9pjK5Hfpq+7DjKp9I/W6SdMaf0AH/bk6GNGzS1t5vxJyJ4qv7ZZ9YMqyNJoE+hW8PlnbiLGE KI7Vt4i8WJ8r8voJQ5Av5F4PmYTlTLbWK990/yYu6IrDprSUgWG1MZdRWvodjSZMwQD1IkleoaE xMFdbjHfY/qYyfyisexPNnSUHpaW6Ka9poUkC4BrMD88AWwLB1DNGvt+w+IEYRCyFD543xFb/+V 2uP2yTNnazWVAu9pTHoOZmiuQs6VOpmzh9ObI3d/lZy/66ys5yBoIhcg== X-Received: by 2002:a05:600c:4ec9:b0:495:4d5c:903e with SMTP id 5b1f17b1804b1-499aa167256mr205421195e9.7.1787228835329; Thu, 20 Aug 2026 05:27:15 -0700 (PDT) Received: from luca-vm.. ([81.56.18.151]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499ab2a8b34sm170494645e9.8.2026.08.20.05.27.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Aug 2026 05:27:14 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Fabien Parent , Val Packett , Luca Leonardo Scorcia , AngeloGioacchino Del Regno , Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sen Chu , Sean Wang , Macpaul Lin , Lee Jones , Matthias Brugger , Liam Girdwood , Mark Brown , Linus Walleij , Julien Massot , Akari Tsuyukusa , Chen Zhong , linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, mfd@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org Subject: [PATCH v9 8/9] regulator: Add MediaTek MT6392 regulator Date: Thu, 20 Aug 2026 14:20:06 +0200 Message-ID: <20260820122242.120039-9-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260820122242.120039-1-l.scorcia@gmail.com> References: <20260820122242.120039-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Fabien Parent The MT6392 is a regulator found on boards based on the MediaTek MT8167, MT8516, and probably other SoCs. It is a so called PMIC and connects as a slave to a SoC using SPI, wrapped inside PWRAP. Signed-off-by: Fabien Parent Co-developed-by: Val Packett Signed-off-by: Val Packett Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno --- drivers/regulator/Kconfig | 9 + drivers/regulator/Makefile | 1 + drivers/regulator/mt6392-regulator.c | 764 +++++++++++++++++++++ include/linux/regulator/mt6392-regulator.h | 42 ++ 4 files changed, 816 insertions(+) create mode 100644 drivers/regulator/mt6392-regulator.c create mode 100644 include/linux/regulator/mt6392-regulator.h diff --git a/drivers/regulator/Kconfig b/drivers/regulator/Kconfig index 89789ac7a786..31b8df6a416c 100644 --- a/drivers/regulator/Kconfig +++ b/drivers/regulator/Kconfig @@ -1001,6 +1001,15 @@ config REGULATOR_MT6380 This driver supports the control of different power rails of device through regulator interface. =20 +config REGULATOR_MT6392 + tristate "MediaTek MT6392 PMIC" + depends on MFD_MT6397 + help + Say y here to select this option to enable the power regulator of + MediaTek MT6392 PMIC. + This driver supports the control of different power rails of device + through regulator interface. + config REGULATOR_MT6397 tristate "MediaTek MT6397 PMIC" depends on MFD_MT6397 diff --git a/drivers/regulator/Makefile b/drivers/regulator/Makefile index 5a764cec8df8..37a86e957dd1 100644 --- a/drivers/regulator/Makefile +++ b/drivers/regulator/Makefile @@ -118,6 +118,7 @@ obj-$(CONFIG_REGULATOR_MT6360) +=3D mt6360-regulator.o obj-$(CONFIG_REGULATOR_MT6363) +=3D mt6363-regulator.o obj-$(CONFIG_REGULATOR_MT6370) +=3D mt6370-regulator.o obj-$(CONFIG_REGULATOR_MT6380) +=3D mt6380-regulator.o +obj-$(CONFIG_REGULATOR_MT6392) +=3D mt6392-regulator.o obj-$(CONFIG_REGULATOR_MT6397) +=3D mt6397-regulator.o obj-$(CONFIG_REGULATOR_MTK_DVFSRC) +=3D mtk-dvfsrc-regulator.o obj-$(CONFIG_REGULATOR_QCOM_LABIBB) +=3D qcom-labibb-regulator.o diff --git a/drivers/regulator/mt6392-regulator.c b/drivers/regulator/mt639= 2-regulator.c new file mode 100644 index 000000000000..93fe887709c3 --- /dev/null +++ b/drivers/regulator/mt6392-regulator.c @@ -0,0 +1,764 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2020 MediaTek Inc. + * Copyright (c) 2020 BayLibre, SAS. + * Author: Chen Zhong + * Author: Fabien Parent + * Author: Luca Leonardo Scorcia + * + * The data sheet for MT6392 regulators is spotty to say the least, + * many important registers/fields are missing and the ones that aren't + * lack crucial information. Some useful details have been retrieved from + * Android sources. + * The driver code is mostly based on the MT6397 one. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* + * Buck mode constants which may be used in devicetree properties (eg. + * regulator-initial-mode, regulator-allowed-modes). + * See the manufacturer's datasheet for more information on these modes. + */ +#define MT6392_REGULATOR_MODE_NORMAL 0 +#define MT6392_BUCK_MODE_FORCE_PWM 1 + +/* + * LDO mode constants which may be used in devicetree properties (eg. + * regulator-initial-mode, regulator-allowed-modes). + * See the manufacturer's datasheet for more information on these modes. + */ +#define MT6392_LDO_MODE_LP 2 + +/** + * MT6392 regulators' information + * + * @desc: standard fields of regulator description. + * @qi_status_reg: Register to query enable signal status of regulators + * @qi_status_mask: Mask to query enable signal status of regulators (RO) + * @vselctrl_reg: Vsel control mode selector register + * @vselctrl_mask: Vsel control mode selector mask (RO) + * @vsel_reg_mode_reg: Vsel register when Vsel control mode selector =3D 0= (Register mode) + * @vsel_reg_mode_mask: Vsel register mask in Register mode (RW) + * @vsel_normal_mode_reg: Vsel register when Vsel control mode selector = =3D 1 (Normal mode) + * @vsel_normal_mode_mask: Vsel register mask in Register mode (RW) + * @pwm_modeset_reg: Register to control buck mode (Auto/Force PWM) + * @pwm_modeset_mask: Mask to control buck mode (RW) + * @lp_modeget_reg: Register to get LDO low-power mode + * @lp_modeget_mask: Mask to get LDO low-power mode (RO) + * @lp_modeset_reg: Register to control LDO low-power mode + * @lp_modeset_mask: Mask to control LDO low-power mode (WO) + */ +struct mt6392_regulator_info { + struct regulator_desc desc; + u32 qi_status_reg; + u32 qi_status_mask; + u32 vselctrl_reg; + u32 vselctrl_mask; + u32 vsel_reg_mode_reg; + u32 vsel_reg_mode_mask; + u32 vsel_normal_mode_reg; + u32 vsel_normal_mode_mask; + u32 pwm_modeset_reg; + u32 pwm_modeset_mask; + u32 lp_modeget_reg; + u32 lp_modeget_mask; + u32 lp_modeset_reg; + u32 lp_modeset_mask; +}; + +#define MT6392_BUCK(match, vreg, supply, min, max, step, volt_ranges, \ + _qi_status_reg, _qi_status_mask, _enable_reg, _enable_mask, \ + _vselctrl_reg, _vselctrl_mask, \ + _vsel_reg_mode_reg, _vsel_reg_mode_mask, \ + _vsel_normal_mode_reg, _vsel_normal_mode_mask, \ + _pwm_modeset_reg, _pwm_modeset_mask, _ramp_delay) \ +[MT6392_ID_##vreg] =3D { \ + .desc =3D { \ + .name =3D #vreg, \ + .supply_name =3D supply, \ + .of_match =3D of_match_ptr(match), \ + .regulators_node =3D of_match_ptr("regulators"), \ + .ops =3D &mt6392_volt_range_ops, \ + .type =3D REGULATOR_VOLTAGE, \ + .id =3D MT6392_ID_##vreg, \ + .owner =3D THIS_MODULE, \ + .n_voltages =3D ((max) - (min)) / (step) + 1, \ + .linear_ranges =3D volt_ranges, \ + .n_linear_ranges =3D ARRAY_SIZE(volt_ranges), \ + .enable_reg =3D _enable_reg, \ + .enable_mask =3D _enable_mask, \ + .of_map_mode =3D mt6392_map_mode, \ + .ramp_delay =3D _ramp_delay, \ + }, \ + .qi_status_reg =3D _qi_status_reg, \ + .qi_status_mask =3D _qi_status_mask, \ + .vselctrl_reg =3D _vselctrl_reg, \ + .vselctrl_mask =3D _vselctrl_mask, \ + .vsel_reg_mode_reg =3D _vsel_reg_mode_reg, \ + .vsel_reg_mode_mask =3D _vsel_reg_mode_mask, \ + .vsel_normal_mode_reg =3D _vsel_normal_mode_reg, \ + .vsel_normal_mode_mask =3D _vsel_normal_mode_mask, \ + .pwm_modeset_reg =3D _pwm_modeset_reg, \ + .pwm_modeset_mask =3D _pwm_modeset_mask, \ +} + +#define MT6392_LDO(match, vreg, supply, ldo_volt_table, \ + _qi_status_reg, _qi_status_mask, \ + _enable_reg, _enable_mask, \ + _vsel_reg, _vsel_mask, \ + _lp_modeget_reg, _lp_modeget_mask, \ + _lp_modeset_reg, _lp_modeset_mask, \ + _enable_time) \ +[MT6392_ID_##vreg] =3D { \ + .desc =3D { \ + .name =3D #vreg, \ + .supply_name =3D supply, \ + .of_match =3D of_match_ptr(match), \ + .regulators_node =3D of_match_ptr("regulators"), \ + .ops =3D &mt6392_volt_table_ops, \ + .type =3D REGULATOR_VOLTAGE, \ + .id =3D MT6392_ID_##vreg, \ + .owner =3D THIS_MODULE, \ + .n_voltages =3D ARRAY_SIZE(ldo_volt_table), \ + .volt_table =3D ldo_volt_table, \ + .vsel_reg =3D _vsel_reg, \ + .vsel_mask =3D _vsel_mask, \ + .enable_reg =3D _enable_reg, \ + .enable_mask =3D _enable_mask, \ + .enable_time =3D _enable_time, \ + .of_map_mode =3D mt6392_map_mode, \ + }, \ + .qi_status_reg =3D _qi_status_reg, \ + .qi_status_mask =3D _qi_status_mask, \ + .lp_modeget_reg =3D _lp_modeget_reg, \ + .lp_modeget_mask =3D _lp_modeget_mask, \ + .lp_modeset_reg =3D _lp_modeset_reg, \ + .lp_modeset_mask =3D _lp_modeset_mask, \ +} + +#define MT6392_LDO_LINEAR(match, vreg, supply, min, max, step, \ + volt_ranges, \ + _qi_status_reg, _qi_status_mask, \ + _enable_reg, _enable_mask, \ + _vsel_reg, _vsel_mask, \ + _lp_modeget_reg, _lp_modeget_mask, \ + _lp_modeset_reg, _lp_modeset_mask, \ + _enable_time) \ +[MT6392_ID_##vreg] =3D { \ + .desc =3D { \ + .name =3D #vreg, \ + .supply_name =3D supply, \ + .of_match =3D of_match_ptr(match), \ + .regulators_node =3D of_match_ptr("regulators"), \ + .ops =3D &mt6392_volt_ldo_range_ops, \ + .type =3D REGULATOR_VOLTAGE, \ + .id =3D MT6392_ID_##vreg, \ + .owner =3D THIS_MODULE, \ + .n_voltages =3D ((max) - (min)) / (step) + 1, \ + .linear_ranges =3D volt_ranges, \ + .n_linear_ranges =3D ARRAY_SIZE(volt_ranges), \ + .vsel_reg =3D _vsel_reg, \ + .vsel_mask =3D _vsel_mask, \ + .enable_reg =3D _enable_reg, \ + .enable_mask =3D _enable_mask, \ + .enable_time =3D _enable_time, \ + .of_map_mode =3D mt6392_map_mode, \ + }, \ + .qi_status_reg =3D _qi_status_reg, \ + .qi_status_mask =3D _qi_status_mask, \ + .lp_modeget_reg =3D _lp_modeget_reg, \ + .lp_modeget_mask =3D _lp_modeget_mask, \ + .lp_modeset_reg =3D _lp_modeset_reg, \ + .lp_modeset_mask =3D _lp_modeset_mask, \ +} + +#define MT6392_REG_FIXED(match, vreg, supply, volt, \ + _qi_status_reg, _qi_status_mask, \ + _enable_reg, _enable_mask, \ + _lp_modeget_reg, _lp_modeget_mask, \ + _lp_modeset_reg, _lp_modeset_mask, \ + _enable_time) \ +[MT6392_ID_##vreg] =3D { \ + .desc =3D { \ + .name =3D #vreg, \ + .supply_name =3D supply, \ + .of_match =3D of_match_ptr(match), \ + .regulators_node =3D of_match_ptr("regulators"), \ + .ops =3D &mt6392_volt_fixed_ops, \ + .type =3D REGULATOR_VOLTAGE, \ + .id =3D MT6392_ID_##vreg, \ + .owner =3D THIS_MODULE, \ + .n_voltages =3D 1, \ + .min_uV =3D volt, \ + .enable_reg =3D _enable_reg, \ + .enable_mask =3D _enable_mask, \ + .enable_time =3D _enable_time, \ + .of_map_mode =3D mt6392_map_mode, \ + }, \ + .qi_status_reg =3D _qi_status_reg, \ + .qi_status_mask =3D _qi_status_mask, \ + .lp_modeget_reg =3D _lp_modeget_reg, \ + .lp_modeget_mask =3D _lp_modeget_mask, \ + .lp_modeset_reg =3D _lp_modeset_reg, \ + .lp_modeset_mask =3D _lp_modeset_mask, \ +} + +#define MT6392_REG_FIXED_NO_MODE(match, vreg, supply, volt, \ + _qi_status_reg, _qi_status_mask, \ + _enable_reg, _enable_mask, _enable_time) \ +[MT6392_ID_##vreg] =3D { \ + .desc =3D { \ + .name =3D #vreg, \ + .supply_name =3D supply, \ + .of_match =3D of_match_ptr(match), \ + .regulators_node =3D of_match_ptr("regulators"), \ + .ops =3D &mt6392_volt_fixed_no_mode_ops, \ + .type =3D REGULATOR_VOLTAGE, \ + .id =3D MT6392_ID_##vreg, \ + .owner =3D THIS_MODULE, \ + .n_voltages =3D 1, \ + .min_uV =3D volt, \ + .enable_reg =3D _enable_reg, \ + .enable_mask =3D _enable_mask, \ + .enable_time =3D _enable_time, \ + }, \ + .qi_status_reg =3D _qi_status_reg, \ + .qi_status_mask =3D _qi_status_mask, \ +} + +#define MT6392_REG(match, vreg, supply, volt) \ +[MT6392_ID_##vreg] =3D { \ + .desc =3D { \ + .name =3D #vreg, \ + .supply_name =3D supply, \ + .of_match =3D of_match_ptr(match), \ + .regulators_node =3D of_match_ptr("regulators"), \ + .ops =3D &mt6392_volt_no_ops, \ + .type =3D REGULATOR_VOLTAGE, \ + .id =3D MT6392_ID_##vreg, \ + .owner =3D THIS_MODULE, \ + .n_voltages =3D 1, \ + .min_uV =3D volt, \ + }, \ +} + +static const struct linear_range buck_volt_range1[] =3D { + REGULATOR_LINEAR_RANGE(700000, 0, 0x7f, 6250), +}; + +static const struct linear_range buck_volt_range2[] =3D { + REGULATOR_LINEAR_RANGE(1400000, 0, 0x7f, 12500), +}; + +static const u32 ldo_volt_table1[] =3D { + 1800000, 1900000, 2000000, 2200000, +}; + +static const struct linear_range ldo_volt_range2[] =3D { + REGULATOR_LINEAR_RANGE(3300000, 0, 3, 100000), +}; + +static const u32 ldo_volt_table3[] =3D { + 1800000, 3300000, +}; + +static const u32 ldo_volt_table4[] =3D { + 3000000, 3300000, +}; + +static const u32 ldo_volt_table5[] =3D { + 1200000, 1300000, 1500000, 1800000, 2000000, 2800000, 3000000, 3300000, +}; + +static const u32 ldo_volt_table6[] =3D { + 1240000, 1390000, +}; + +static const u32 ldo_volt_table7[] =3D { + 1200000, 1300000, 1500000, 1800000, +}; + +static const u32 ldo_volt_table8[] =3D { + 1800000, 2000000, +}; + +static unsigned int mt6392_map_mode(unsigned int mode) +{ + switch (mode) { + case MT6392_REGULATOR_MODE_NORMAL: + return REGULATOR_MODE_NORMAL; + case MT6392_BUCK_MODE_FORCE_PWM: + return REGULATOR_MODE_FAST; + case MT6392_LDO_MODE_LP: + return REGULATOR_MODE_STANDBY; + default: + return REGULATOR_MODE_INVALID; + } +} + +static int mt6392_buck_set_mode(struct regulator_dev *rdev, unsigned int m= ode) +{ + int ret, val =3D 0; + struct mt6392_regulator_info *info =3D rdev_get_drvdata(rdev); + + if (!info->pwm_modeset_mask) { + dev_err(&rdev->dev, "regulator %s doesn't support set_mode\n", info->des= c.name); + return -EINVAL; + } + + switch (mode) { + case REGULATOR_MODE_FAST: + val =3D 1; + break; + case REGULATOR_MODE_NORMAL: + val =3D 0; + break; + default: + return -EINVAL; + } + + val <<=3D ffs(info->pwm_modeset_mask) - 1; + + ret =3D regmap_update_bits(rdev->regmap, info->pwm_modeset_reg, + info->pwm_modeset_mask, val); + + return ret; +} + +static unsigned int mt6392_buck_get_mode(struct regulator_dev *rdev) +{ + unsigned int val; + unsigned int mode; + int ret; + struct mt6392_regulator_info *info =3D rdev_get_drvdata(rdev); + + if (!info->pwm_modeset_mask) { + dev_err(&rdev->dev, "regulator %s doesn't support get_mode\n", info->des= c.name); + return -EINVAL; + } + + ret =3D regmap_read(rdev->regmap, info->pwm_modeset_reg, &val); + if (ret < 0) + return ret; + + val &=3D info->pwm_modeset_mask; + val >>=3D ffs(info->pwm_modeset_mask) - 1; + + if (val & 0x1) + mode =3D REGULATOR_MODE_FAST; + else + mode =3D REGULATOR_MODE_NORMAL; + + return mode; +} + +static int mt6392_ldo_set_mode(struct regulator_dev *rdev, unsigned int mo= de) +{ + int ret, val =3D 0; + struct mt6392_regulator_info *info =3D rdev_get_drvdata(rdev); + + if (!info->lp_modeset_mask) { + dev_err(&rdev->dev, "regulator %s doesn't support set_mode\n", + info->desc.name); + return -EINVAL; + } + + switch (mode) { + case REGULATOR_MODE_STANDBY: + val =3D 1; + break; + case REGULATOR_MODE_NORMAL: + val =3D 0; + break; + default: + return -EINVAL; + } + + val <<=3D ffs(info->lp_modeset_mask) - 1; + + ret =3D regmap_update_bits(rdev->regmap, info->lp_modeset_reg, + info->lp_modeset_mask, val); + + return ret; +} + +static unsigned int mt6392_ldo_get_mode(struct regulator_dev *rdev) +{ + unsigned int val; + unsigned int mode; + int ret; + struct mt6392_regulator_info *info =3D rdev_get_drvdata(rdev); + + if (!info->lp_modeget_mask) { + dev_err(&rdev->dev, "regulator %s doesn't support get_mode\n", + info->desc.name); + return -EINVAL; + } + + ret =3D regmap_read(rdev->regmap, info->lp_modeget_reg, &val); + if (ret < 0) + return ret; + + val &=3D info->lp_modeget_mask; + val >>=3D ffs(info->lp_modeget_mask) - 1; + + if (val & 0x1) + mode =3D REGULATOR_MODE_STANDBY; + else + mode =3D REGULATOR_MODE_NORMAL; + + return mode; +} + +static int mt6392_get_status(struct regulator_dev *rdev) +{ + int ret; + u32 regval; + struct mt6392_regulator_info *info =3D rdev_get_drvdata(rdev); + + ret =3D regmap_read(rdev->regmap, info->qi_status_reg, ®val); + if (ret !=3D 0) { + dev_err(&rdev->dev, "Failed to read qi_status_reg: %d\n", ret); + return ret; + } + + return (regval & info->qi_status_mask) ? REGULATOR_STATUS_ON : REGULATOR_= STATUS_OFF; +} + +static const struct regulator_ops mt6392_volt_range_ops =3D { + .list_voltage =3D regulator_list_voltage_linear_range, + .map_voltage =3D regulator_map_voltage_linear_range, + .set_voltage_sel =3D regulator_set_voltage_sel_regmap, + .get_voltage_sel =3D regulator_get_voltage_sel_regmap, + .set_voltage_time_sel =3D regulator_set_voltage_time_sel, + .enable =3D regulator_enable_regmap, + .disable =3D regulator_disable_regmap, + .is_enabled =3D regulator_is_enabled_regmap, + .get_status =3D mt6392_get_status, + .set_mode =3D mt6392_buck_set_mode, + .get_mode =3D mt6392_buck_get_mode, +}; + +static const struct regulator_ops mt6392_volt_table_ops =3D { + .list_voltage =3D regulator_list_voltage_table, + .map_voltage =3D regulator_map_voltage_iterate, + .set_voltage_sel =3D regulator_set_voltage_sel_regmap, + .get_voltage_sel =3D regulator_get_voltage_sel_regmap, + .set_voltage_time_sel =3D regulator_set_voltage_time_sel, + .enable =3D regulator_enable_regmap, + .disable =3D regulator_disable_regmap, + .is_enabled =3D regulator_is_enabled_regmap, + .get_status =3D mt6392_get_status, + .set_mode =3D mt6392_ldo_set_mode, + .get_mode =3D mt6392_ldo_get_mode, +}; + +static const struct regulator_ops mt6392_volt_ldo_range_ops =3D { + .list_voltage =3D regulator_list_voltage_linear_range, + .map_voltage =3D regulator_map_voltage_linear_range, + .set_voltage_sel =3D regulator_set_voltage_sel_regmap, + .get_voltage_sel =3D regulator_get_voltage_sel_regmap, + .set_voltage_time_sel =3D regulator_set_voltage_time_sel, + .enable =3D regulator_enable_regmap, + .disable =3D regulator_disable_regmap, + .is_enabled =3D regulator_is_enabled_regmap, + .get_status =3D mt6392_get_status, + .set_mode =3D mt6392_ldo_set_mode, + .get_mode =3D mt6392_ldo_get_mode, +}; + +static const struct regulator_ops mt6392_volt_fixed_ops =3D { + .list_voltage =3D regulator_list_voltage_linear, + .enable =3D regulator_enable_regmap, + .disable =3D regulator_disable_regmap, + .is_enabled =3D regulator_is_enabled_regmap, + .get_status =3D mt6392_get_status, + .set_mode =3D mt6392_ldo_set_mode, + .get_mode =3D mt6392_ldo_get_mode, +}; + +static const struct regulator_ops mt6392_volt_fixed_no_mode_ops =3D { + .list_voltage =3D regulator_list_voltage_linear, + .enable =3D regulator_enable_regmap, + .disable =3D regulator_disable_regmap, + .is_enabled =3D regulator_is_enabled_regmap, + .get_status =3D mt6392_get_status, +}; + +static const struct regulator_ops mt6392_volt_no_ops =3D { + .list_voltage =3D regulator_list_voltage_linear, +}; + +/* The array is indexed by id(MT6392_ID_XXX) */ +static struct mt6392_regulator_info mt6392_regulators[] =3D { + MT6392_BUCK("vproc", VPROC, "vproc", 700000, 1493750, 6250, + buck_volt_range1, + MT6392_VPROC_CON7, BIT(13), // Regulator status + MT6392_VPROC_CON7, BIT(0), // Regulator enable + MT6392_VPROC_CON5, BIT(0), // Vsel ctrl mode selector,not present i= n data sheet + MT6392_VPROC_CON9, GENMASK(6, 0), // Vsel when control mode =3D reg= ister (0) + MT6392_VPROC_CON10, GENMASK(6, 0), // Vsel when control mode =3D nor= mal (1) + MT6392_VPROC_CON2, BIT(8), // Auto / Force PWM mode + 12500), + MT6392_BUCK("vsys", VSYS, "vsys", 1400000, 2987500, 12500, + buck_volt_range2, + MT6392_VSYS_CON7, BIT(13), + MT6392_VSYS_CON7, BIT(0), + MT6392_VSYS_CON5, BIT(0), // Not present in data sheet + MT6392_VSYS_CON9, GENMASK(6, 0), + MT6392_VSYS_CON10, GENMASK(6, 0), + MT6392_VSYS_CON2, BIT(8), + 25000), + MT6392_BUCK("vcore", VCORE, "vcore", 700000, 1493750, 6250, + buck_volt_range1, + MT6392_VCORE_CON7, BIT(13), + MT6392_VCORE_CON7, BIT(0), + MT6392_VCORE_CON5, BIT(0), // Not present in data sheet + MT6392_VCORE_CON9, GENMASK(6, 0), + MT6392_VCORE_CON10, GENMASK(6, 0), + MT6392_VCORE_CON2, BIT(8), + 12500), + + MT6392_REG_FIXED("vxo22", VXO22, "ldo1", 2200000, + MT6392_ANALDO_CON1, BIT(15), + MT6392_ANALDO_CON1, BIT(10), // Not present in data sheet + MT6392_ANALDO_CON1, BIT(7), + MT6392_ANALDO_CON1, BIT(1), // Not present in data sheet + 110), + MT6392_LDO("vaud22", VAUD22, "ldo1", ldo_volt_table1, + MT6392_ANALDO_CON2, BIT(15), + MT6392_ANALDO_CON2, BIT(14), // Not present in data sheet + MT6392_ANALDO_CON8, GENMASK(6, 5), // Not present in data sheet + MT6392_ANALDO_CON2, BIT(7), + MT6392_ANALDO_CON2, BIT(1), // Not present in data sheet + 264), + MT6392_REG_FIXED_NO_MODE("vcama", VCAMA, "ldo1", 2800000, + MT6392_ANALDO_CON4, BIT(15), + MT6392_ANALDO_CON4, BIT(15), + 264), + MT6392_REG_FIXED("vaud28", VAUD28, "ldo1", 2800000, + MT6392_ANALDO_CON23, BIT(15), + MT6392_ANALDO_CON23, BIT(14), // Not present in data sheet + MT6392_ANALDO_CON23, BIT(7), + MT6392_ANALDO_CON23, BIT(1), // Not present in data sheet + 264), + MT6392_REG_FIXED("vadc18", VADC18, "ldo1", 1800000, + MT6392_ANALDO_CON25, BIT(15), + MT6392_ANALDO_CON25, BIT(14), // Not present in data sheet + MT6392_ANALDO_CON25, BIT(7), + MT6392_ANALDO_CON25, BIT(1), // Not present in data sheet + 264), + MT6392_LDO_LINEAR("vcn35", VCN35, "ldo2", 3300000, 3600000, 100000, ldo_v= olt_range2, + MT6392_ANALDO_CON17, BIT(15), // Not present in data sheet + MT6392_ANALDO_CON21, BIT(12), // Not present in data sheet + MT6392_ANALDO_CON16, GENMASK(4, 3), + MT6392_ANALDO_CON21, BIT(7), + MT6392_ANALDO_CON21, BIT(1), // Not present in data sheet + 264), + MT6392_REG_FIXED("vio28", VIO28, "ldo2", 2800000, + MT6392_DIGLDO_CON0, BIT(15), + MT6392_DIGLDO_CON0, BIT(14), // Not present in data sheet + MT6392_DIGLDO_CON0, BIT(7), + MT6392_DIGLDO_CON0, BIT(1), // Not present in data sheet + 264), + MT6392_REG_FIXED("vusb", VUSB, "ldo3", 3300000, + MT6392_DIGLDO_CON2, BIT(15), + MT6392_DIGLDO_CON2, BIT(14), // Not present in data sheet + MT6392_DIGLDO_CON2, BIT(7), + MT6392_DIGLDO_CON2, BIT(1), // Not present in data sheet + 264), + MT6392_LDO("vmc", VMC, "ldo2", ldo_volt_table3, + MT6392_DIGLDO_CON3, BIT(15), + MT6392_DIGLDO_CON3, BIT(12), + MT6392_DIGLDO_CON24, BIT(4), + MT6392_DIGLDO_CON3, BIT(7), + MT6392_DIGLDO_CON3, BIT(1), // Not present in data sheet + 264), + MT6392_LDO("vmch", VMCH, "ldo2", ldo_volt_table4, + MT6392_DIGLDO_CON5, BIT(15), + MT6392_DIGLDO_CON5, BIT(14), + MT6392_DIGLDO_CON26, BIT(7), + MT6392_DIGLDO_CON5, BIT(7), + MT6392_DIGLDO_CON5, BIT(1), // Not present in data sheet + 264), + MT6392_LDO("vemc3v3", VEMC3V3, "ldo3", ldo_volt_table4, + MT6392_DIGLDO_CON6, BIT(15), + MT6392_DIGLDO_CON6, BIT(14), // Not present in data sheet + MT6392_DIGLDO_CON27, BIT(7), + MT6392_DIGLDO_CON6, BIT(7), + MT6392_DIGLDO_CON6, BIT(1), // Not present in data sheet + 264), + MT6392_LDO("vgp1", VGP1, "ldo3", ldo_volt_table5, + MT6392_DIGLDO_CON7, BIT(15), + MT6392_DIGLDO_CON7, BIT(15), + MT6392_DIGLDO_CON28, GENMASK(7, 5), + MT6392_DIGLDO_CON7, BIT(7), + MT6392_DIGLDO_CON7, BIT(1), // Not present in data sheet + 264), + MT6392_LDO("vgp2", VGP2, "ldo3", ldo_volt_table5, + MT6392_DIGLDO_CON8, BIT(15), + MT6392_DIGLDO_CON8, BIT(15), + MT6392_DIGLDO_CON29, GENMASK(7, 5), + MT6392_DIGLDO_CON8, BIT(7), + MT6392_DIGLDO_CON8, BIT(1), // Not present in data sheet + 264), + MT6392_REG_FIXED("vcn18", VCN18, "avddldo", 1800000, + MT6392_DIGLDO_CON11, BIT(15), + MT6392_DIGLDO_CON11, BIT(14), // Not present in data sheet + MT6392_DIGLDO_CON11, BIT(7), + MT6392_DIGLDO_CON11, BIT(1), // Not present in data sheet + 264), + MT6392_LDO("vcamaf", VCAMAF, "ldo3", ldo_volt_table5, + MT6392_DIGLDO_CON31, BIT(15), + MT6392_DIGLDO_CON31, BIT(15), + MT6392_DIGLDO_CON32, GENMASK(7, 5), + MT6392_DIGLDO_CON31, BIT(7), + MT6392_DIGLDO_CON31, BIT(1), // Not present in data sheet + 264), + MT6392_LDO("vm", VM, "avddldo", ldo_volt_table6, + MT6392_DIGLDO_CON47, BIT(15), + MT6392_DIGLDO_CON47, BIT(14), // Not present in data sheet + MT6392_DIGLDO_CON48, GENMASK(5, 4), // Not present in data sheet + MT6392_DIGLDO_CON47, BIT(7), // Not present in data sheet + MT6392_DIGLDO_CON47, BIT(1), + 264), + MT6392_REG_FIXED("vio18", VIO18, "avddldo", 1800000, + MT6392_DIGLDO_CON49, BIT(15), + MT6392_DIGLDO_CON49, BIT(14), // Not present in data sheet + MT6392_DIGLDO_CON49, BIT(7), + MT6392_DIGLDO_CON49, BIT(1), // Not present in data sheet + 264), + MT6392_LDO("vcamd", VCAMD, "avddldo", ldo_volt_table7, + MT6392_DIGLDO_CON51, BIT(15), + MT6392_DIGLDO_CON51, BIT(14), + MT6392_DIGLDO_CON52, GENMASK(6, 5), + MT6392_DIGLDO_CON51, BIT(7), + MT6392_DIGLDO_CON51, BIT(1), + 264), + MT6392_REG_FIXED("vcamio", VCAMIO, "avddldo", 1800000, + MT6392_DIGLDO_CON53, BIT(15), + MT6392_DIGLDO_CON53, BIT(14), + MT6392_DIGLDO_CON53, BIT(7), + MT6392_DIGLDO_CON53, BIT(1), // Not present in data sheet + 264), + MT6392_REG_FIXED("vm25", VM25, "ldo3", 2500000, + MT6392_DIGLDO_CON55, BIT(15), + MT6392_DIGLDO_CON55, BIT(14), // Not present in data sheet + MT6392_DIGLDO_CON55, BIT(7), + MT6392_DIGLDO_CON55, BIT(1), // Not present in data sheet + 264), + MT6392_LDO("vefuse", VEFUSE, "ldo2", ldo_volt_table8, + MT6392_DIGLDO_CON57, BIT(15), + MT6392_DIGLDO_CON57, BIT(14), // Not present in data sheet + MT6392_DIGLDO_CON58, BIT(5), // Not present in data sheet + MT6392_DIGLDO_CON57, BIT(7), + MT6392_DIGLDO_CON57, BIT(1), // Not present in data sheet + 264), + MT6392_REG("vdig18", VDIG18, "ldo2", 1800000), // Internal non changeable= regulator + MT6392_REG_FIXED_NO_MODE("vrtc", VRTC, "ldo1", 2800000, + MT6392_DIGLDO_CON15, BIT(15), + MT6392_DIGLDO_CON15, BIT(8), // Not present in data sheet + 264) +}; + +// Buck regulators can be in Register mode or Normal mode. +// Each mode uses a different register to set the desired voltage. +static int mt6392_set_buck_vsel_reg(struct platform_device *pdev) +{ + struct mt6397_chip *mt6392 =3D dev_get_drvdata(pdev->dev.parent); + int i; + u32 regval; + + for (i =3D 0; i < MT6392_MAX_REGULATOR; i++) { + if (mt6392_regulators[i].vselctrl_reg) { + // Read the vselctrl_reg register + if (regmap_read(mt6392->regmap, + mt6392_regulators[i].vselctrl_reg, + ®val) < 0) { + dev_err(&pdev->dev, + "Failed to read buck ctrl\n"); + return -EIO; + } + + // vselctrl_reg[vselctrl_mask] defines the mode + if (regval & mt6392_regulators[i].vselctrl_mask) { + // Regulator in Normal mode + mt6392_regulators[i].desc.vsel_reg =3D + mt6392_regulators[i].vsel_normal_mode_reg; + mt6392_regulators[i].desc.vsel_mask =3D + mt6392_regulators[i].vsel_normal_mode_mask; + } else { + // Regulator in Register mode + mt6392_regulators[i].desc.vsel_reg =3D + mt6392_regulators[i].vsel_reg_mode_reg; + mt6392_regulators[i].desc.vsel_mask =3D + mt6392_regulators[i].vsel_reg_mode_mask; + } + } + } + + return 0; +} + +static int mt6392_regulator_probe(struct platform_device *pdev) +{ + struct mt6397_chip *mt6392 =3D dev_get_drvdata(pdev->dev.parent); + struct regulator_config config =3D {}; + struct regulator_dev *rdev; + int i; + + device_set_of_node_from_dev(&pdev->dev, pdev->dev.parent); + + // Initialize the bucks' vsel_reg and vsel_mask according to current HW s= tate + if (mt6392_set_buck_vsel_reg(pdev)) + return -EIO; + + config.dev =3D mt6392->dev; + config.regmap =3D mt6392->regmap; + for (i =3D 0; i < MT6392_MAX_REGULATOR; i++) { + config.driver_data =3D &mt6392_regulators[i]; + + rdev =3D devm_regulator_register(&pdev->dev, + &mt6392_regulators[i].desc, + &config); + if (IS_ERR(rdev)) { + dev_err(&pdev->dev, "failed to register %s\n", + mt6392_regulators[i].desc.name); + return PTR_ERR(rdev); + } + } + + return 0; +} + +static const struct platform_device_id mt6392_platform_ids[] =3D { + { .name =3D "mt6392-regulator" }, + { /* sentinel */ }, +}; +MODULE_DEVICE_TABLE(platform, mt6392_platform_ids); + +static struct platform_driver mt6392_regulator_driver =3D { + .driver =3D { + .name =3D "mt6392-regulator", + .probe_type =3D PROBE_PREFER_ASYNCHRONOUS, + }, + .probe =3D mt6392_regulator_probe, + .id_table =3D mt6392_platform_ids, +}; + +module_platform_driver(mt6392_regulator_driver); + +MODULE_AUTHOR("Chen Zhong "); +MODULE_DESCRIPTION("Regulator Driver for MediaTek MT6392 PMIC"); +MODULE_LICENSE("GPL"); diff --git a/include/linux/regulator/mt6392-regulator.h b/include/linux/reg= ulator/mt6392-regulator.h new file mode 100644 index 000000000000..0eccd085b062 --- /dev/null +++ b/include/linux/regulator/mt6392-regulator.h @@ -0,0 +1,42 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) 2019 MediaTek Inc. + * Author: Chen Zhong + */ + +#ifndef __LINUX_REGULATOR_MT6392_H +#define __LINUX_REGULATOR_MT6392_H + +enum { + MT6392_ID_VPROC =3D 0, + MT6392_ID_VSYS, + MT6392_ID_VCORE, + MT6392_ID_VXO22, + MT6392_ID_VAUD22, + MT6392_ID_VCAMA, + MT6392_ID_VAUD28, + MT6392_ID_VADC18, + MT6392_ID_VCN35, + MT6392_ID_VIO28, + MT6392_ID_VUSB =3D 10, + MT6392_ID_VMC, + MT6392_ID_VMCH, + MT6392_ID_VEMC3V3, + MT6392_ID_VGP1, + MT6392_ID_VGP2, + MT6392_ID_VCN18, + MT6392_ID_VCAMAF, + MT6392_ID_VM, + MT6392_ID_VIO18, + MT6392_ID_VCAMD, + MT6392_ID_VCAMIO, + MT6392_ID_VM25, + MT6392_ID_VEFUSE, + MT6392_ID_VDIG18, + MT6392_ID_VRTC, + MT6392_ID_RG_MAX, +}; + +#define MT6392_MAX_REGULATOR MT6392_ID_RG_MAX + +#endif /* __LINUX_REGULATOR_MT6392_H */ --=20 2.43.0 From nobody Mon Sep 28 16:21:39 2026 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B9A2044102F for ; Thu, 20 Aug 2026 12:27:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228852; cv=none; b=G9NS3anU9EEbQz7ajWTgyDF5x9I+aC87LDmRtk0YP9JvEHd/fyltk4fakH6kwgspfM7B1Ang1+jYVIZCnXpXCn3YEoSlSExwdHCKnzhQnXUL6jonyCfV5jQdNrC9CiZ/RFXYIQ4jZFiTlOG6gXdpVOqhNUvwWy2py74JlGrqnfQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787228852; c=relaxed/simple; bh=V4KKdfr8DfRRh3LWQ8yuK8mbPU0WBdm0yMJnzWuIj64=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=nt8n+UME2VVSBsczCegwd8SOU0zLU7NRSHDHBndwzTEYvObb1dupWpx5YSuHZjtf2HladdHj/Cc/uCg2NUb/le0g5P+MXDIDKGAtIZAFFvmIipscEk9IZhelU7CQbHgDjdenZHxq2b0amP1h85oKX65myoAWkGtk3/h9EF0zLTA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=p06fBsBf; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="p06fBsBf" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-4980dc26022so22295475e9.1 for ; Thu, 20 Aug 2026 05:27:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787228848; x=1787833648; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=0JuDNoBLL9wGwEY+LStgj97yBD0YrPno/mDC4ibcIpA=; b=p06fBsBfpIth6O8wiSOBY4iM+2DAPrKpwLMriMWEkh5Js8QHKsLE0QHfJErH61ZJUJ sO8GAGVWeLVaIOq9LkfFKB+C2qPZfPYz6Lf9rdIsMC/kUxbfOQTxtmUsPAeBNcpw0SmM YnPZa2ot6wXBgeg6x+8JMA7Zb/w+1Mw1EFXDEMkw2po61ueVdIWXC23THp7pvZ0qQzwk hUgYMSWadl9ztTAltbsAMk9aDLnvQPPyHEywuVuYak44+BlJJnbhW3Q69ikiJNLF1VEV En3krF5s1dyPP6qBFM5eeLZ4Rm8m7Lr5j/kynWVT4o191jwMl7k/JIyNx/Nk6b2TOAsS auRA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787228848; x=1787833648; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=0JuDNoBLL9wGwEY+LStgj97yBD0YrPno/mDC4ibcIpA=; b=HIu1aShvaUhsCOoC4nmT13NrfQOlxJNK+rjEEQxpazWXDNQt6UeTiaIfZ6+db1xzr9 l0z3W0M1DG4Gf+jeduFnKRlk1wHGE0VmLK7shEfUZ3hwArZ1vewnpMq+7dcXBxxMk4K6 V/dkr4pv9g1dthlmQOl+nYTnuHdjmGpdYYcQlAUFSF9d8AYGkG5dlEsgBZIJCx8ex9Ky RUg4Eb+qhN2wqdkr71RQHb58W1f+ndKlcHWWEu1Rc6m+VXLF2x7U78GibZaK4k5JSDUe J8LT4aeHaw9q7/vj4SLy8YxUIZtgxfnuNlbgi7AW88yFvCCMmorhItFXzrEFQ10KRd8W O1yQ== X-Forwarded-Encrypted: i=1; AHgh+Ro0wC1oO445ybNi7oMT+x2k1zqcIvXyDEN9GHXWqUiB6ooH01VGPUmfmnXkFFmqF+yzeugMnf05FIGKR9o=@vger.kernel.org X-Gm-Message-State: AOJu0YwCQFfgvUXsTcSIif47EMmZOja971CsD6ToGF747OlPvm52GtBw qhFiKIZhsarARRuShd/UzHAY0J2HineWd1g6Hq//aJ9YgF9AG9Vad+2w X-Gm-Gg: AR+sD10EzzcIyAc2KsljJ1g3mGA9o+h2aRzeUvz9UPajA2ARIWo+8UVHKWDQT4kbMjT MUuqsxdltFogm3sOtgr06taTwzMXOJdiwKQe7VNc6Oyzr2dVpGhesGzcG8KeFufBRPh7VTHCPMV O+eoT/0chSdkXAkdCz1AxCW0ASrlJOaQez9yPF7BbCZMh+u74HGmpBj9k94WYGdNFGWXxnsVM1x 1mKsM39CIf9g77E6EgfBQBo62hxzFFtgm6IXVRNOjD4w69xk90n9oxuQBlf+VUK/ploV/OIAvb1 KYFetPZPPjLVEi6w26sWrPvU/FLFtdqxgbt6JnVq9dmVXqykOOcgepW4sMtqV8yyh7MOfZtsrul dmZCH2v56eb8PTcVciw3t/KLe9dvp8Gdt3fdLT0McPOb3fC4RhaMPrj7Qsq78pqco3zXgveEyP1 a5Bh/Tjlfhl5FYu8wqfirnBc4eUk4vTRHT9HEWU4VnQXltOY1UwMgXyg== X-Received: by 2002:a05:600c:5253:b0:499:79b9:e226 with SMTP id 5b1f17b1804b1-499aa109edbmr192185265e9.0.1787228847876; Thu, 20 Aug 2026 05:27:27 -0700 (PDT) Received: from luca-vm.. ([81.56.18.151]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499ab2a8b34sm170494645e9.8.2026.08.20.05.27.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Aug 2026 05:27:27 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Val Packett , Luca Leonardo Scorcia , AngeloGioacchino Del Regno , Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sen Chu , Sean Wang , Macpaul Lin , Lee Jones , Matthias Brugger , Liam Girdwood , Mark Brown , Linus Walleij , Julien Massot , Fabien Parent , Akari Tsuyukusa , Chen Zhong , linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, mfd@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org Subject: [PATCH v9 9/9] arm64: dts: mediatek: Add MediaTek MT6392 PMIC dtsi Date: Thu, 20 Aug 2026 14:20:07 +0200 Message-ID: <20260820122242.120039-10-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260820122242.120039-1-l.scorcia@gmail.com> References: <20260820122242.120039-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Val Packett Add the dtsi to be included by all boards using the MT6392 PMIC, providing support for regulator, keys, pinctrl and RTC. Import the new file in the shared device tree for the Pumpkin boards. Signed-off-by: Val Packett Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno --- arch/arm64/boot/dts/mediatek/mt6392.dtsi | 145 ++++++++++++++++++ .../boot/dts/mediatek/pumpkin-common.dtsi | 7 + 2 files changed, 152 insertions(+) create mode 100644 arch/arm64/boot/dts/mediatek/mt6392.dtsi diff --git a/arch/arm64/boot/dts/mediatek/mt6392.dtsi b/arch/arm64/boot/dts= /mediatek/mt6392.dtsi new file mode 100644 index 000000000000..69d63c153d9e --- /dev/null +++ b/arch/arm64/boot/dts/mediatek/mt6392.dtsi @@ -0,0 +1,145 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2019 MediaTek Inc. + * Copyright (c) 2024 Val Packett + * Copyright (c) 2026 Luca Leonardo Scorcia + */ + +#include +#include + +&pwrap { + pmic: pmic { + compatible =3D "mediatek,mt6392", "mediatek,mt6323"; + interrupt-controller; + #interrupt-cells =3D <2>; + + mt6392keys: keys { + compatible =3D "mediatek,mt6392-keys"; + + key-power { + linux,keycodes =3D ; + wakeup-source; + }; + + key-home { + linux,keycodes =3D ; + wakeup-source; + }; + }; + + mt6392pio: pinctrl { + compatible =3D "mediatek,mt6392-pinctrl"; + + gpio-controller; + #gpio-cells =3D <2>; + }; + + mt6392regulators: regulators { + compatible =3D "mediatek,mt6392-regulator"; + + /* Fixed supply defined in the data sheet */ + avddldo-supply =3D <&mt6392_vsys_reg>; + + mt6392_vcore_reg: vcore { + regulator-allowed-modes =3D ; + }; + mt6392_vproc_reg: vproc { + regulator-allowed-modes =3D ; + }; + mt6392_vsys_reg: vsys { + regulator-allowed-modes =3D ; + }; + mt6392_vaud28_reg: vaud28 { + regulator-allowed-modes =3D ; + }; + mt6392_vxo22_reg: vxo22 { + regulator-allowed-modes =3D ; + }; + mt6392_vaud22_reg: vaud22 { + regulator-allowed-modes =3D ; + }; + mt6392_vadc18_reg: vadc18 { + regulator-allowed-modes =3D ; + }; + mt6392_vcama_reg: vcama { }; + mt6392_vcn35_reg: vcn35 { + regulator-allowed-modes =3D ; + }; + mt6392_vio28_reg: vio28 { + regulator-allowed-modes =3D ; + }; + mt6392_vusb_reg: vusb { + regulator-allowed-modes =3D ; + }; + mt6392_vmc_reg: vmc { + regulator-allowed-modes =3D ; + }; + mt6392_vmch_reg: vmch { + regulator-allowed-modes =3D ; + }; + mt6392_vemc3v3_reg: vemc3v3 { + regulator-allowed-modes =3D ; + }; + mt6392_vcamaf_reg: vcamaf { + regulator-allowed-modes =3D ; + }; + mt6392_vgp1_reg: vgp1 { + regulator-allowed-modes =3D ; + }; + mt6392_vgp2_reg: vgp2 { + regulator-allowed-modes =3D ; + }; + mt6392_vefuse_reg: vefuse { + regulator-allowed-modes =3D ; + }; + mt6392_vm25_reg: vm25 { + regulator-allowed-modes =3D ; + }; + mt6392_vdig18_reg: vdig18 { }; + mt6392_vm_reg: vm { + regulator-allowed-modes =3D ; + }; + mt6392_vio18_reg: vio18 { + regulator-allowed-modes =3D ; + }; + mt6392_vcn18_reg: vcn18 { + regulator-allowed-modes =3D ; + }; + mt6392_vcamd_reg: vcamd { + regulator-allowed-modes =3D ; + }; + mt6392_vcamio_reg: vcamio { + regulator-allowed-modes =3D ; + }; + mt6392_vrtc_reg: vrtc { }; + }; + + mt6392rtc: rtc { + compatible =3D "mediatek,mt6392-rtc", "mediatek,mt6323-rtc"; + }; + }; +}; diff --git a/arch/arm64/boot/dts/mediatek/pumpkin-common.dtsi b/arch/arm64/= boot/dts/mediatek/pumpkin-common.dtsi index 805fb82138a8..b19d5792bd89 100644 --- a/arch/arm64/boot/dts/mediatek/pumpkin-common.dtsi +++ b/arch/arm64/boot/dts/mediatek/pumpkin-common.dtsi @@ -6,6 +6,8 @@ =20 #include =20 +#include "mt6392.dtsi" + / { aliases { serial0 =3D &uart0; @@ -160,6 +162,11 @@ &i2c2 { status =3D "okay"; }; =20 +&pmic { + interrupt-parent =3D <&pio>; + interrupts =3D <28 IRQ_TYPE_LEVEL_HIGH>; +}; + &uart0 { status =3D "okay"; }; --=20 2.43.0