From nobody Mon Sep 28 16:22:23 2026 Received: from mail-pj1-f44.google.com (mail-pj1-f44.google.com [209.85.216.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1F4413D1CAA for ; Thu, 20 Aug 2026 07:48:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787212135; cv=none; b=u8BRFjCcLcrneEqYnYqOQU3idvuBcWJJHPbuqAA1WcnusLNWZIxGJDbCqUVoPxr2zH75kXztj6yzfeBYzT3n9Hee/ZCDY+DkaKvjLK4R+AS54CIspGVzpzdcsch9715OPh0/aUxgG+zqdIUQprkuU9pqIvuWwdlJBLGEybLRDgk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787212135; c=relaxed/simple; bh=JTfh/5RRli2YzhegnL1r0+hLfKtf4xrV2HIbgfpnUbE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=h5Kdc7K2A13og9nUHowZUXg8EHclZ2vKGdDPPyc4KGWNrFWqxGJx0hOQpSYGva1h5v0Mwwe9nn4fWvF3CnL+AoRFyo/7eXfz/3o4uCoLkY/zfw6TmmtW9BZwUe5NCpOr+lUqZk1eKtvak59oLUHxmWUUeH5jCQ9t7lSQF/PAclA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Oz6SNxde; arc=none smtp.client-ip=209.85.216.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Oz6SNxde" Received: by mail-pj1-f44.google.com with SMTP id 98e67ed59e1d1-383b4a3755fso1855374a91.3 for ; Thu, 20 Aug 2026 00:48:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787212132; x=1787816932; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=p1NWnTLgFrUrPQnnbLgbg2OXshjEOvthUk4VO+d5cYM=; b=Oz6SNxdekhftnsGIj6mg/uo2VYzB3HxelSVrMR72cUBxWx2NuTuVBiZoajWEUPqg1z AIIBVRErhi5+m0FyzFG2gXvRZOG5/zVmYL6P1lCz6ttB5urhaJPuRGAcFNUjCWWKKzuQ Kjwa1RNZEEIxWhVL/OCp6g0n81U2rWPwfIAMYlx8hSNvgu2HVa3vzXzYddG7cTQEj6ZU S6K/GCVTJjsflRSP1z22/H6lJcTuBfPSXCbW7PHnlDpDO49EmYjzS0W7TbZGGObOIGOS vNw1hDOg1d150Okqlc1y0V+KTYjZ37FC8IMej8n1rqVEhLuQK87j4kYqZuNZndoXIWP3 8zBw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787212132; x=1787816932; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=p1NWnTLgFrUrPQnnbLgbg2OXshjEOvthUk4VO+d5cYM=; b=V09PfACDdfDa7GW00h6HNvXIlw8XIbosclALMVku58tBDoU9p2wvM54Fa7nvRynmpl hUXnzihtkozpFvSVm+gM6OUCJ+fiWBa7ah48Mzbpd+oG3wQOQrAsCD+bJiEwPmhut0v0 g90/bWfqNCSmqf0pCH7H5Feo3FPnGg87f1Ucr1hyRjvzjE+GLGa82z+y8MsYue+iFMEd QKQvBwjZRU+NceeqIl70z2InadzW9Cau9xopbe7Eb17tJH8oLTVEDf5mhQzrk48i/OO9 K9mhjnhfsysa7bKf22CncKsWgpDOfw+n1DgqNYE0j38B1RqV7gc9aTQjlTX8PbJvWWvU 8mrg== X-Forwarded-Encrypted: i=1; AHgh+RrmMBdlrenatkv56dR+w29YxNfqFTTpHlqNOcEww1cRqFXTRJpUDz+BtE2CbDvyh9jdt8rTFTYHkQTV+nM=@vger.kernel.org X-Gm-Message-State: AFuF++nmasz+ePEnO9npuvXxhRjrMWo1Dxat0+ncvN/v1KFB8SYLjxSj tIdXfMacwc1WNidCeZ70qq3sOvSaS5M0O2DihTp1lKnED5PzBdxQiR7e X-Gm-Gg: AR+sD11c5DcoCEiXuv6fTQ/I0/roGQkNWYGmageybFDyen+4Ews9dNkl17PXO5SQMDd DzGmC4Quu3Ug9tjbWIyRriskV+vfNluXuQ+KII6mIeaIsjbNXVn9ZIkFGQOaUM9eyTz5KgqvWgH xK2XLnbUooCVvvcRtcdnp/o7PY0h3H6VojZySdE9YfH3ydR6ptcu8BXvtU4HUbBEHS3eaQZXQGu HLk4f1yIzoWZKr5IV1TvnVrZ/dY8OxbW9NrxHhDPcFkj2P+Sd4Wl1mM/cxSnhsEVFLiDYDmZuvr a412UhKrk/ET3XPJvQO7sdBA8iLtlup4AtdvTDFYVcuFWEBseN6kxocxXlp08BQf/zBFMKPrnnZ yAauepVT8SslONCzXvOu8EjuId5UomHfU+Yk7vg8RvtRei61iqwZxG5hI3Pqk6KUCDFlPTrDFz/ Yn3PWh+xfyUQVl9vVgEpXbkf/15ovbEAKpYN3tieeEWV/ThkbuqESBpBI5OmuYiz1CBXU4jvlZ8 sf6Jv8ugqLY08CnoBGb3W7W2W/o X-Received: by 2002:a17:90b:4b0e:b0:38f:26c7:165e with SMTP id 98e67ed59e1d1-39580f6c042mr19676341a91.9.1787212132356; Thu, 20 Aug 2026 00:48:52 -0700 (PDT) Received: from [127.0.1.1] (61-220-246-151.hinet-ip.hinet.net. [61.220.246.151]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-3957f96ca41sm5600419a91.4.2026.08.20.00.48.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Aug 2026 00:48:51 -0700 (PDT) From: Kyle Hsieh Date: Thu, 20 Aug 2026 15:51:51 +0800 Subject: [PATCH v6 1/2] dt-bindings: iio: adc: ti,ads112c04: Add binding for ADS112C04 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260820-ti-ads112c04-driver-v6-1-0e8f0aacce9b@gmail.com> References: <20260820-ti-ads112c04-driver-v6-0-0e8f0aacce9b@gmail.com> In-Reply-To: <20260820-ti-ads112c04-driver-v6-0-0e8f0aacce9b@gmail.com> To: Jonathan Cameron , David Lechner , =?utf-8?q?Nuno_S=C3=A1?= , Andy Shevchenko , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Liam Girdwood , Mark Brown , Philipp Zabel Cc: linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Kyle Hsieh , Conor Dooley X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=5349; i=kylehsieh1995@gmail.com; h=from:subject:message-id; bh=JTfh/5RRli2YzhegnL1r0+hLfKtf4xrV2HIbgfpnUbE=; b=owEBbQGS/pANAwAKAaWDQrcJVsSBAcsmYgBqhrIgCTixoCAebLz9xfZTYM4vCemXxR1168e/I NccYFRJgDGJATMEAAEKAB0WIQTJHsaNZOdY+THGqJelg0K3CVbEgQUCaoayIAAKCRClg0K3CVbE gfCnB/0U3Sr5REcCqlMopDg3pVqzS2waF5buxpgALXvdNqZQ+hu+xpWeLbdgs7Fdojm7u4GWfYS SdYz5AfvKvn4BI7KfU0744nDptVVAzTgRyujbG0X2H+hg0mVsddJfmwVQG1Pg33fs8YEZzprst8 Y0+tcIRL3n4wHjmzGMI0Tw9k8VJ4enFptTQBY/ZQp79gR4SBywMm1AO9m+ZGu3RoD+YWsnhoSPg TuS3h+UJaVYeob3Q58qvxo4B/Dt5P17H5SllQLYFwI4dSjSGaTFBI6CusMn6cboxYGqCpD/V/Rg w2iJpyTUhR2sxvANaJGTkTg9vls8aZ4fgMlXirw8wryBeYnS X-Developer-Key: i=kylehsieh1995@gmail.com; a=openpgp; fpr=C91EC68D64E758F931C6A897A58342B70956C481 Add device tree binding documentation for Texas Instruments ADS112C04 I2C Analog-to-Digital Converters. These devices provide 4-channel, 16-bit delta-sigma ADCs with an I2C interface, programmable gain amplifier (PGA), and data-ready (DRDY) interrupt output. The binding uses child nodes to dynamically define the connected single-ended or differential channels. Excitation current, burn-out current, and reference source properties are also included to fully describe the chip's hardware capabilities, aligned with the ti,ads112c14 binding conventions. Reviewed-by: David Lechner Acked-by: Conor Dooley Signed-off-by: Kyle Hsieh --- .../devicetree/bindings/iio/adc/ti,ads112c04.yaml | 146 +++++++++++++++++= ++++ MAINTAINERS | 6 + 2 files changed, 152 insertions(+) diff --git a/Documentation/devicetree/bindings/iio/adc/ti,ads112c04.yaml b/= Documentation/devicetree/bindings/iio/adc/ti,ads112c04.yaml new file mode 100644 index 000000000000..81b3511139f3 --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/ti,ads112c04.yaml @@ -0,0 +1,146 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/adc/ti,ads112c04.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Texas Instruments ADS112C04 ADC + +maintainers: + - Kyle Hsieh + +description: + The ADS112C04 (16-bit) are precision analog-to-digital converters (ADCs) + with an I2C interface. They feature a flexible input multiplexer, a + low-noise programmable gain amplifier (PGA), two programmable excitation + current sources, a voltage reference, and a precision temperature sensor. + +properties: + compatible: + enum: + - ti,ads112c04 + + reg: + maxItems: 1 + description: I2C address of the device. + + interrupts: + maxItems: 1 + description: Data ready (DRDY) interrupt output. + + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + + reset-gpios: + maxItems: 1 + description: GPIO connected to the RESET pin. Active low. + + avdd-supply: true + dvdd-supply: true + + refp-supply: true + refn-supply: true + + ti,refp-refn-resistor-ohms: + description: Resistance of the external resistor between REFP and REFN. + +patternProperties: + "^channel@[0-9a-b]$": + $ref: adc.yaml + unevaluatedProperties: false + properties: + reg: + items: + - maximum: 11 + + single-channel: + maximum: 3 + + diff-channels: + items: + maximum: 3 + + excitation-channels: + maxItems: 2 + items: + maximum: 5 + description: + Additionally to AIN0-AIN3, IDAC1/IDAC2 can also be routed to + REFP0 (4) and REFN0 (5). + + excitation-current-nanoamp: + enum: [10000, 50000, 100000, 250000, 500000, 1000000, 1500000] + + burn-out-current-nanoamp: + const: 10000 + + reference-sources: + items: + - enum: [internal, external, avdd] + default: [ internal ] + + dependencies: + excitation-channels: [ excitation-current-nanoamp ] + excitation-current-nanoamp: [ excitation-channels ] + + oneOf: + - required: [ single-channel ] + - required: [ diff-channels ] + +required: + - compatible + - reg + - avdd-supply + - dvdd-supply + +dependencies: + refn-supply: [ refp-supply ] + +oneOf: + - required: + - refp-supply + - required: + - ti,refp-refn-resistor-ohms + - properties: + refp-supply: false + refn-supply: false + ti,refp-refn-resistor-ohms: false + +unevaluatedProperties: false + +examples: + - | + #include + #include + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + adc@40 { + compatible =3D "ti,ads112c04"; + reg =3D <0x40>; + interrupt-parent =3D <&gpio>; + interrupts =3D <12 IRQ_TYPE_EDGE_FALLING>; + + reset-gpios =3D <&gpio 13 GPIO_ACTIVE_LOW>; + avdd-supply =3D <&vdd_3v3_reg>; + dvdd-supply =3D <&vdd_3v3_reg>; + refp-supply =3D <&vref_reg>; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + channel@0 { + reg =3D <0>; + diff-channels =3D <0>, <1>; + }; + + channel@1 { + reg =3D <1>; + single-channel =3D <2>; + }; + }; + }; diff --git a/MAINTAINERS b/MAINTAINERS index 04fa5322d9f7..417d74b6d6cc 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -26987,6 +26987,12 @@ S: Maintained F: Documentation/devicetree/bindings/iio/adc/ti,ads1119.yaml F: drivers/iio/adc/ti-ads1119.c =20 +TI ADS112C04 ADC DRIVER +M: Kyle Hsieh +L: linux-iio@vger.kernel.org +S: Maintained +F: Documentation/devicetree/bindings/iio/adc/ti,ads112c04.yaml + TI ADS112C14 ADC DRIVER M: David Lechner L: linux-iio@vger.kernel.org --=20 2.34.1 From nobody Mon Sep 28 16:22:23 2026 Received: from mail-pj1-f49.google.com (mail-pj1-f49.google.com [209.85.216.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B01313AEF46 for ; Thu, 20 Aug 2026 07:48:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787212138; cv=none; b=YZSgMp62rRus+Hx/eBsO9iB04DcjD9DbH7+/3LJU+z2flg1noRPQgV1MFwCHQX2o5bmR5cd7vTi1iqjnwrdJ4vFmAWDuaLaMfz1w2yEfjhvBQBB1TH5osRwNnRFaeGsyRmikQBEJAuLxbu1kqjoopZMmhLHcfBI7Ef9b4O5ZDO4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787212138; c=relaxed/simple; bh=BuYBZ9nEFWNcchY9HxaUbhUX31KBgrz2lJwDdOKK45g=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=lnPaBdLbcFeVuAGlAi1rQesASeGs2VS+tUzrQLXo7euFpiiTbVuUZFbFaFBPeBqekYdpVsOexxQdZrKaaqRc4O48CGY+8YkCXgeyZGA5YLO8TatGvm0lO5UUpoJfKzB4RHPyzhKix6i/Lngbne5xlHH1swRh/8e9ESw5kqvKadU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Gk855LyL; arc=none smtp.client-ip=209.85.216.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Gk855LyL" Received: by mail-pj1-f49.google.com with SMTP id 98e67ed59e1d1-38fdeaed181so2752694a91.1 for ; Thu, 20 Aug 2026 00:48:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787212136; x=1787816936; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=l/3ZN21ZPjtRInajvGHgkAUDfaarMBQizjMCjNfCzh0=; b=Gk855LyLHIUvULs19xPDk9PS8vfUsWxfizXDIdgDpoc+09h/CIQWG6fuiTDSTe/YMO L3SLfSAAfdxswvVA2kNYSCVEnBVlvi57ScxQpUpLUoF3IXjK4btpS6g9fYijuJpttljW U4M1aSbtV6wf5t5rWphLCt2MLwCMkT9zgQjJc03mNcQXx0/+k2Zg91ge61P7AkBDyIp9 DOM5AF9dpbATxsOaf0D/MDfHvwwVQ7PjUvZQ+Jaj8uuqSeSZKd5Tgj8s52AYQtlYnOsH 6L59cGnYsr/yp/XICxXnuOk5cUy8GZiMfPjzjK1fOkaVPepK+mdUzRZ8mMNWoj+/hTGt Xlqw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787212136; x=1787816936; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=l/3ZN21ZPjtRInajvGHgkAUDfaarMBQizjMCjNfCzh0=; b=R/4xL2MhZ4C3YcIw/zmqDq4hZp98YoXnwJVHVx35g3zHyJwOxEPg2juGC6vxYpFRvX knvUs+K1dFT3GHoI3yukWWcCbW2+uoU8VwNViqn+bc38EDPWgLI6bvEnm4pcDaePf73r AKmksNjHb4mSM+4JWo9TWDMC+R73OtjugGmuzfLVvZBXRJp6vU5OCJTQMqEBjTKvBPWX gn61cUR3CSD2phFCsU8i7TvPfFuRloM2n+4hRQlNuUwl6LXRvJhoymLvV+3iggSGZeIp l6NeTdJcNvJ/0zoFhvYnwnCcGYjULAcvhdOClL/R6pUKmGbh/g1CD6WbOuER0xveZN2o heJw== X-Forwarded-Encrypted: i=1; AHgh+RrBLmIw9ZWGCyX3SPVEnzF4uuug3XVmZfIgRyqQm+yyd1RX16kDpVR5V1ICOvgN8Dz4GRciDpyoQ0Z5A8Y=@vger.kernel.org X-Gm-Message-State: AFuF++lmJTkSVE4FuLuX4+C1NJSWxgDX111qQjdF2YrvhER6Cx/MPtgS NWYmcCHnJBaIjXG7WtDgd+hCuoD52lo8pDPG1LL+gaEdkGG8SF0i5G3mPxLaKQ== X-Gm-Gg: AR+sD10/9dCuYxrldQprQ2pfxhubNED5n4sbnMoUfG1Y/ORCqHEY0gpBSHY5yveNMxm Q/B7aJQJlHCNQSyzsfw9Mrijc3VZjSX7XXfP1DcZrcNYP5b6Wj2PHMK+nA52xbGSoZx/TKEzoou JLRBvIzp6GvuxOrE813hVhK+lCkbfIaY18ntzAmmhYMuYXQtGbCMuyWdHnbMXg59RDZNb4ni3qq PcGoxUj41x9gbaYZJ0VGArXknSSnexUfkYaC9TfJaz4nl3CGIw3YzpzWvw1++yD66jx9YrxpxmN oQbUKjrMtKfHzI3Yb14qf4zAUMDUtvDC6MFBZctEcdvgrE9+S0X4QDRo7CFbUD+DLjagqVHZFi1 hgr5ENUh7iS0LPsoysqAUnQUdh/XY+lVztW6grxwOsT+yCQQkhpg093Kt5Hf7ffekjDbT1fsDeT TIKxTGaK9yVaRMcnIsVtzMhFdrIxTF67jip7XL74gAduBs71zLN45Dy/iJvb8yhVdywP6VFeBLH aDD5JS9mGvHxtXraiXoJy1L2gW0 X-Received: by 2002:a17:90b:4c4e:b0:393:1d92:db5 with SMTP id 98e67ed59e1d1-395810857e6mr19934082a91.10.1787212135773; Thu, 20 Aug 2026 00:48:55 -0700 (PDT) Received: from [127.0.1.1] (61-220-246-151.hinet-ip.hinet.net. [61.220.246.151]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-3957f96ca41sm5600419a91.4.2026.08.20.00.48.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Aug 2026 00:48:55 -0700 (PDT) From: Kyle Hsieh Date: Thu, 20 Aug 2026 15:51:52 +0800 Subject: [PATCH v6 2/2] iio: adc: ti-ads112c04: Add support for TI ADS112C04 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260820-ti-ads112c04-driver-v6-2-0e8f0aacce9b@gmail.com> References: <20260820-ti-ads112c04-driver-v6-0-0e8f0aacce9b@gmail.com> In-Reply-To: <20260820-ti-ads112c04-driver-v6-0-0e8f0aacce9b@gmail.com> To: Jonathan Cameron , David Lechner , =?utf-8?q?Nuno_S=C3=A1?= , Andy Shevchenko , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Liam Girdwood , Mark Brown , Philipp Zabel Cc: linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Kyle Hsieh X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=18346; i=kylehsieh1995@gmail.com; h=from:subject:message-id; bh=BuYBZ9nEFWNcchY9HxaUbhUX31KBgrz2lJwDdOKK45g=; b=owEBbQGS/pANAwAKAaWDQrcJVsSBAcsmYgBqhrIglnNhQXqD5GoqNBNv56NiKJn5WzT8Q5z/r NlXtULG1MeJATMEAAEKAB0WIQTJHsaNZOdY+THGqJelg0K3CVbEgQUCaoayIAAKCRClg0K3CVbE gYQvB/9h19PV7EAhHmy2WJK0wiEZ414SP1xgCbVwQ+7Jjb0AQcx4hBLEqykbJLnxIRlTGx5A/3S QxLjUdCTwAdgh4gQOCZNkpbjRroRZfJuHm0M+jctT2Vm8pwc+hkZBsvF1Jx3H0OQUMYG/bCMlYy Xf4KmNsrdKKJIAvgennTNyeMjmNBYq02/mthgGYGDaZgjU0vLGdBktTUY0Td3KjUyZGiFSglm/Z slHMDjq7Xa7KMAbRhuu4Hgh+uXuc0JUM+ZNeQL8ceENPsoUNzcHlp4cGhFG1e52IjtfIsp4UhAm bd2w6RCGJNe9ohTMM2QNGlTWLYyQzPRVFJ8ZGjsqGMakmY/3 X-Developer-Key: i=kylehsieh1995@gmail.com; a=openpgp; fpr=C91EC68D64E758F931C6A897A58342B70956C481 Add IIO driver support for the Texas Instruments ADS112C04 (16-bit) delta-sigma ADCs. The driver implements: - Single-shot conversions using the IIO raw read interface. - Dynamic parsing of single-ended and differential channels from device tree child nodes. - Hardware interrupt support via the DRDY pin, falling back to software polling if no IRQ is provided. - Per-channel reference source selection (internal 2.048V, external REFP/REFN, or AVDD) via the reference-sources device tree property. refn-supply is not yet supported. - Hardware reset via the reset controller framework, falling back to the RESET command when no reset controller is present. Signed-off-by: Kyle Hsieh Reviewed-by: Andy Shevchenko --- MAINTAINERS | 1 + drivers/iio/adc/Kconfig | 10 + drivers/iio/adc/Makefile | 1 + drivers/iio/adc/ti-ads112c04.c | 527 +++++++++++++++++++++++++++++++++++++= ++++ 4 files changed, 539 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 417d74b6d6cc..f51fbda9d4b9 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -26992,6 +26992,7 @@ M: Kyle Hsieh L: linux-iio@vger.kernel.org S: Maintained F: Documentation/devicetree/bindings/iio/adc/ti,ads112c04.yaml +F: drivers/iio/adc/ti-ads112c04.c =20 TI ADS112C14 ADC DRIVER M: David Lechner diff --git a/drivers/iio/adc/Kconfig b/drivers/iio/adc/Kconfig index 990e7b3e7212..037fc7df8415 100644 --- a/drivers/iio/adc/Kconfig +++ b/drivers/iio/adc/Kconfig @@ -1817,6 +1817,16 @@ config TI_ADS1119 This driver can also be built as a module. If so, the module will= be called ti-ads1119. =20 +config TI_ADS112C04 + tristate "Texas Instruments ADS112C04 ADC" + depends on I2C + help + If you say yes here you get support for Texas Instruments + ADS112C04 (16-bit) I2C analog to digital converters. + + This driver can also be built as a module. If so, the module will be + called ti-ads112c04. + config TI_ADS112C14 tristate "Texas Instruments ADS112C14/ADS122C14" depends on I2C diff --git a/drivers/iio/adc/Makefile b/drivers/iio/adc/Makefile index dcec0abb03b7..d8acf2831fd2 100644 --- a/drivers/iio/adc/Makefile +++ b/drivers/iio/adc/Makefile @@ -155,6 +155,7 @@ obj-$(CONFIG_TI_ADS1015) +=3D ti-ads1015.o obj-$(CONFIG_TI_ADS1018) +=3D ti-ads1018.o obj-$(CONFIG_TI_ADS1100) +=3D ti-ads1100.o obj-$(CONFIG_TI_ADS1119) +=3D ti-ads1119.o +obj-$(CONFIG_TI_ADS112C04) +=3D ti-ads112c04.o obj-$(CONFIG_TI_ADS112C14) +=3D ti-ads112c14.o obj-$(CONFIG_TI_ADS124S08) +=3D ti-ads124s08.o obj-$(CONFIG_TI_ADS1298) +=3D ti-ads1298.o diff --git a/drivers/iio/adc/ti-ads112c04.c b/drivers/iio/adc/ti-ads112c04.c new file mode 100644 index 000000000000..ebd141afe55b --- /dev/null +++ b/drivers/iio/adc/ti-ads112c04.c @@ -0,0 +1,527 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Texas Instruments ADS112C04 16-bit I2C ADC driver + * + * Copyright (c) 2026 Kyle Hsieh + * + * Datasheet: https://www.ti.com/lit/ds/symlink/ads112c04.pdf + * Based on TI Reference Code and standard Linux IIO framework. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include + +#define ADS112C04_CMD_RESET 0x06 +#define ADS112C04_CMD_START_SYNC 0x08 +#define ADS112C04_CMD_RDATA 0x10 +#define ADS112C04_CMD_RREG(reg) (0x20 | ((reg) << 2)) +#define ADS112C04_CMD_WREG(reg) (0x40 | ((reg) << 2)) + +#define ADS112C04_REG_CONFIG0 0x00 +#define ADS112C04_CONF0_MUX GENMASK(7, 4) +#define ADS112C04_CONF0_MUX_AIN0_AIN1 0 +#define ADS112C04_CONF0_MUX_AIN_SINGLE_BASE 8 +#define ADS112C04_CONF0_GAIN GENMASK(3, 1) +#define ADS112C04_CONF0_GAIN_X1 0 +#define ADS112C04_CONF0_PGA_BYPASS BIT(0) + +#define ADS112C04_REG_CONFIG1 0x01 +#define ADS112C04_CONF1_DR GENMASK(7, 5) +#define ADS112C04_CONF1_DR_20SPS 0 +#define ADS112C04_CONF1_MODE BIT(4) +#define ADS112C04_CONF1_MODE_NORMAL 0 +#define ADS112C04_CONF1_CM BIT(3) +#define ADS112C04_CONF1_CM_SINGLE_SHOT 0 +#define ADS112C04_CONF1_VREF GENMASK(2, 1) +#define ADS112C04_CONF1_VREF_INTERNAL 0 +#define ADS112C04_CONF1_VREF_EXTERNAL 1 +#define ADS112C04_CONF1_VREF_AVDD 2 +#define ADS112C04_CONF1_TS BIT(0) +#define ADS112C04_CONF1_TS_DISABLED 0 + +#define ADS112C04_REG_CONFIG2 0x02 +#define ADS112C04_CONF2_DRDY BIT(7) + +#define ADS112C04_INT_REF_mV 2048 + +#define ADS112C04_MAX_CHANNELS 12 + +#define ADS112C04_RESOLUTION_BITS 16 + +enum { + ADS112C04_VREF_SOURCE_INTERNAL, + ADS112C04_VREF_SOURCE_EXTERNAL, + ADS112C04_VREF_SOURCE_AVDD, +}; + +static const char * const ads112c04_vref_names[] =3D { + [ADS112C04_VREF_SOURCE_INTERNAL] =3D "internal", + [ADS112C04_VREF_SOURCE_EXTERNAL] =3D "external", + [ADS112C04_VREF_SOURCE_AVDD] =3D "avdd", +}; + +static const u8 ads112c04_vref_reg_val[] =3D { + [ADS112C04_VREF_SOURCE_INTERNAL] =3D ADS112C04_CONF1_VREF_INTERNAL, + [ADS112C04_VREF_SOURCE_EXTERNAL] =3D ADS112C04_CONF1_VREF_EXTERNAL, + [ADS112C04_VREF_SOURCE_AVDD] =3D ADS112C04_CONF1_VREF_AVDD, +}; + +/* Indexed by [AINP][AINN], -1 means the combination is not available. */ +static const s8 ads112c04_diff_mux[4][4] =3D { + { -1, 0, 1, 2 }, + { 3, -1, 4, 5 }, + { -1, -1, -1, 6 }, + { -1, -1, 7, -1 }, +}; + +struct ads112c04_state { + struct i2c_client *client; + /* Protects concurrent ADC reads and device configuration */ + struct mutex lock; + struct completion completion; + u32 avdd_mV; + u32 ext_ref_mV; + u8 *vref_source; /* one entry per channel, indexed by scan order */ + u8 config0; + u8 config1; +}; + +static int ads112c04_write_cmd(struct i2c_client *client, u8 cmd) +{ + return i2c_smbus_write_byte(client, cmd); +} + +static int ads112c04_read_reg(struct i2c_client *client, u8 reg, u8 *val) +{ + int ret; + + ret =3D i2c_smbus_read_byte_data(client, ADS112C04_CMD_RREG(reg)); + if (ret < 0) + return ret; + + *val =3D ret; + + return 0; +} + +static int ads112c04_write_reg(struct i2c_client *client, u8 reg, u8 val) +{ + return i2c_smbus_write_byte_data(client, ADS112C04_CMD_WREG(reg), val); +} + +static int ads112c04_wait_for_data(struct ads112c04_state *st) +{ + int ret, err; + u8 val; + + if (st->client->irq > 0) { + /* Timeout is 100ms (slowest data rate is 20 SPS) */ + if (!wait_for_completion_timeout(&st->completion, msecs_to_jiffies(100))) + return -ETIMEDOUT; + + return 0; + } + + ret =3D read_poll_timeout(ads112c04_read_reg, err, + err < 0 || (val & ADS112C04_CONF2_DRDY), + 1 * USEC_PER_MSEC, 100 * USEC_PER_MSEC, false, + st->client, ADS112C04_REG_CONFIG2, &val); + if (err < 0) + return err; + + return ret; +} + +static int ads112c04_read_data(struct ads112c04_state *st, int *val) +{ + int ret; + + ret =3D i2c_smbus_read_word_swapped(st->client, ADS112C04_CMD_RDATA); + if (ret < 0) + return ret; + + *val =3D sign_extend32(ret, ADS112C04_RESOLUTION_BITS - 1); + + return 0; +} + +static int ads112c04_get_adc_result(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int *val) +{ + struct ads112c04_state *st =3D iio_priv(indio_dev); + unsigned int idx =3D chan - indio_dev->channels; + u8 new_config0, new_config1; + int ret; + + new_config0 =3D st->config0; + FIELD_MODIFY(ADS112C04_CONF0_MUX, &new_config0, chan->address); + + if (st->config0 !=3D new_config0) { + ret =3D ads112c04_write_reg(st->client, ADS112C04_REG_CONFIG0, + new_config0); + if (ret < 0) + return ret; + + st->config0 =3D new_config0; + } + + new_config1 =3D st->config1; + FIELD_MODIFY(ADS112C04_CONF1_VREF, &new_config1, + ads112c04_vref_reg_val[st->vref_source[idx]]); + + if (st->config1 !=3D new_config1) { + ret =3D ads112c04_write_reg(st->client, ADS112C04_REG_CONFIG1, + new_config1); + if (ret < 0) + return ret; + + st->config1 =3D new_config1; + } + + reinit_completion(&st->completion); + + ret =3D ads112c04_write_cmd(st->client, ADS112C04_CMD_START_SYNC); + if (ret < 0) + return ret; + + ret =3D ads112c04_wait_for_data(st); + if (ret < 0) + return ret; + + return ads112c04_read_data(st, val); +} + +static int ads112c04_read_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int *val, int *val2, long mask) +{ + struct ads112c04_state *st =3D iio_priv(indio_dev); + unsigned int idx =3D chan - indio_dev->channels; + int ret; + + switch (mask) { + case IIO_CHAN_INFO_RAW: + mutex_lock(&st->lock); + ret =3D ads112c04_get_adc_result(indio_dev, chan, val); + mutex_unlock(&st->lock); + + if (ret < 0) + return ret; + return IIO_VAL_INT; + + case IIO_CHAN_INFO_SCALE: + switch (st->vref_source[idx]) { + case ADS112C04_VREF_SOURCE_EXTERNAL: + *val =3D st->ext_ref_mV; + break; + case ADS112C04_VREF_SOURCE_AVDD: + *val =3D st->avdd_mV; + break; + default: + *val =3D ADS112C04_INT_REF_mV; + break; + } + *val2 =3D ADS112C04_RESOLUTION_BITS - 1; + return IIO_VAL_FRACTIONAL_LOG2; + + default: + return -EINVAL; + } +} + +static irqreturn_t ads112c04_irq_handler(int irq, void *private) +{ + struct iio_dev *indio_dev =3D private; + struct ads112c04_state *st =3D iio_priv(indio_dev); + + complete(&st->completion); + + return IRQ_HANDLED; +} + +static const struct iio_info ads112c04_info =3D { + .read_raw =3D ads112c04_read_raw, +}; + +static int ads112c04_parse_vref_source(struct fwnode_handle *child) +{ + if (!fwnode_property_present(child, "reference-sources")) + return ADS112C04_VREF_SOURCE_INTERNAL; + + return fwnode_property_match_property_string(child, "reference-sources", + ads112c04_vref_names, + ARRAY_SIZE(ads112c04_vref_names)); +} + +static int ads112c04_parse_channels(struct iio_dev *indio_dev, + bool *need_avdd_ref, bool *need_ext_ref) +{ + struct device *dev =3D indio_dev->dev.parent; + struct ads112c04_state *st =3D iio_priv(indio_dev); + struct iio_chan_spec *channels; + u32 num_channels, pair[2], channel; + unsigned int i; + int ret; + + num_channels =3D device_get_named_child_node_count(dev, "channel"); + if (!num_channels) + return dev_err_probe(dev, -EINVAL, "no channel subnodes found\n"); + + if (num_channels > ADS112C04_MAX_CHANNELS) + return dev_err_probe(dev, -EINVAL, + "num of channel nodes exceeds %d\n", + ADS112C04_MAX_CHANNELS); + + channels =3D devm_kcalloc(dev, num_channels, sizeof(*channels), GFP_KERNE= L); + if (!channels) + return -ENOMEM; + + st->vref_source =3D devm_kcalloc(dev, num_channels, + sizeof(*st->vref_source), GFP_KERNEL); + if (!st->vref_source) + return -ENOMEM; + + i =3D 0; + device_for_each_named_child_node_scoped(dev, child, "channel") { + const char *sp =3D "single-channel", *dp =3D "diff-channels"; + struct iio_chan_spec *spec =3D &channels[i]; + + if (fwnode_property_present(child, "excitation-channels")) + return dev_err_probe(dev, -EOPNOTSUPP, + "excitation-channels is not supported yet\n"); + + st->vref_source[i] =3D ADS112C04_VREF_SOURCE_INTERNAL; + + if (fwnode_property_present(child, "reference-sources")) { + ret =3D ads112c04_parse_vref_source(child); + if (ret < 0) + return dev_err_probe(dev, ret, + "invalid reference-sources value\n"); + + st->vref_source[i] =3D ret; + } + + if (st->vref_source[i] =3D=3D ADS112C04_VREF_SOURCE_EXTERNAL) + *need_ext_ref =3D true; + if (st->vref_source[i] =3D=3D ADS112C04_VREF_SOURCE_AVDD) + *need_avdd_ref =3D true; + + /* + * REVISIT: when ti,refp-refn-resistor-ohms is implemented, a + * channel using an external resistor reference is effectively + * a resistance measurement and should use IIO_RESISTANCE. + */ + spec->type =3D IIO_VOLTAGE; + spec->indexed =3D 1; + spec->info_mask_separate =3D BIT(IIO_CHAN_INFO_RAW) | BIT(IIO_CHAN_INFO_= SCALE); + + if (fwnode_property_present(child, sp)) { + ret =3D fwnode_property_read_u32(child, sp, &channel); + if (ret) + return dev_err_probe(dev, ret, "failed to read %s property\n", sp); + + if (channel > 3) + return dev_err_probe(dev, -EINVAL, "%s must be 0-3\n", sp); + + spec->channel =3D channel; + spec->address =3D ADS112C04_CONF0_MUX_AIN_SINGLE_BASE + channel; + } else if (fwnode_property_present(child, dp)) { + ret =3D fwnode_property_read_u32_array(child, dp, pair, ARRAY_SIZE(pair= )); + if (ret) + return dev_err_probe(dev, ret, "failed to read %s property\n", dp); + + if (pair[0] > 3 || pair[1] > 3) + return dev_err_probe(dev, -EINVAL, "%s must be 0-3\n", dp); + + spec->channel =3D pair[0]; + spec->channel2 =3D pair[1]; + spec->differential =3D 1; + + if (ads112c04_diff_mux[pair[0]][pair[1]] < 0) + return dev_err_probe(dev, -EINVAL, "invalid %s combination\n", dp); + + spec->address =3D ads112c04_diff_mux[pair[0]][pair[1]]; + } else { + return dev_err_probe(dev, -EINVAL, + "channel node must have %s or %s\n", sp, dp); + } + + i++; + } + + indio_dev->channels =3D channels; + indio_dev->num_channels =3D i; + + return 0; +} + +static int ads112c04_probe(struct i2c_client *client) +{ + struct device *dev =3D &client->dev; + struct iio_dev *indio_dev; + struct ads112c04_state *st; + struct reset_control *reset; + bool need_avdd_ref =3D false, need_ext_ref =3D false; + int ret; + + indio_dev =3D devm_iio_device_alloc(dev, sizeof(*st)); + if (!indio_dev) + return -ENOMEM; + + st =3D iio_priv(indio_dev); + st->client =3D client; + + ret =3D devm_mutex_init(dev, &st->lock); + if (ret) + return ret; + + init_completion(&st->completion); + + indio_dev->name =3D "ads112c04"; + indio_dev->modes =3D INDIO_DIRECT_MODE; + indio_dev->info =3D &ads112c04_info; + + /* Forward compatibility checks for unimplemented DT properties */ + if (device_property_present(dev, "refn-supply") || + device_property_present(dev, "ti,refp-refn-resistor-ohms")) + return dev_err_probe(dev, -EOPNOTSUPP, + "refn-supply and external resistors are not supported yet\n"); + + ret =3D ads112c04_parse_channels(indio_dev, &need_avdd_ref, &need_ext_ref= ); + if (ret) + return ret; + + if (need_avdd_ref) { + ret =3D devm_regulator_get_enable_read_voltage(dev, "avdd"); + if (ret < 0) + return dev_err_probe(dev, ret, "failed to get avdd voltage\n"); + + st->avdd_mV =3D ret / (MICRO / MILLI); + } else { + ret =3D devm_regulator_get_enable(dev, "avdd"); + if (ret) + return dev_err_probe(dev, ret, "failed to get avdd regulator\n"); + } + + ret =3D devm_regulator_get_enable(dev, "dvdd"); + if (ret) + return dev_err_probe(dev, ret, "failed to get dvdd regulator\n"); + + if (device_property_present(dev, "refp-supply")) { + ret =3D devm_regulator_get_enable_read_voltage(dev, "refp"); + if (ret < 0) + return dev_err_probe(dev, ret, "failed to get refp voltage\n"); + + st->ext_ref_mV =3D ret / (MICRO / MILLI); + } + + if (need_ext_ref && !st->ext_ref_mV) + return dev_err_probe(dev, -EINVAL, + "external reference measurements require refp-supply\n"); + + /* Datasheet: POR releases ~500us after supplies are stable */ + fsleep(500); + + reset =3D devm_reset_control_get_optional_exclusive(dev, NULL); + if (IS_ERR(reset)) + return dev_err_probe(dev, PTR_ERR(reset), "failed to get reset\n"); + + if (reset) { + ret =3D reset_control_reset(reset); + if (ret) + return dev_err_probe(dev, ret, "failed to reset device\n"); + } else { + ret =3D ads112c04_write_cmd(client, ADS112C04_CMD_RESET); + if (ret < 0) + return ret; + } + + /* + * Datasheet: td(RSSTA), the delay from the RESET rising edge to the + * first I2C START, is 100ns minimum. + */ + fsleep(1 * USEC_PER_MSEC); + + /* + * Initialize CONFIG0 with all fields explicit: gain of 1 with the PGA + * bypassed, which allows full-scale single-ended measurements. The MUX + * field is updated per channel before each conversion. + */ + st->config0 =3D FIELD_PREP(ADS112C04_CONF0_MUX, + ADS112C04_CONF0_MUX_AIN0_AIN1) | + FIELD_PREP(ADS112C04_CONF0_GAIN, + ADS112C04_CONF0_GAIN_X1) | + ADS112C04_CONF0_PGA_BYPASS; + + ret =3D ads112c04_write_reg(client, ADS112C04_REG_CONFIG0, st->config0); + if (ret) + return ret; + + st->config1 =3D FIELD_PREP(ADS112C04_CONF1_DR, + ADS112C04_CONF1_DR_20SPS) | + FIELD_PREP(ADS112C04_CONF1_MODE, + ADS112C04_CONF1_MODE_NORMAL) | + FIELD_PREP(ADS112C04_CONF1_CM, + ADS112C04_CONF1_CM_SINGLE_SHOT) | + FIELD_PREP(ADS112C04_CONF1_VREF, + ADS112C04_CONF1_VREF_INTERNAL) | + FIELD_PREP(ADS112C04_CONF1_TS, + ADS112C04_CONF1_TS_DISABLED); + + ret =3D ads112c04_write_reg(client, ADS112C04_REG_CONFIG1, st->config1); + if (ret) + return ret; + + if (client->irq > 0) { + ret =3D devm_request_irq(dev, client->irq, ads112c04_irq_handler, 0, + indio_dev->name, indio_dev); + if (ret) + return ret; + } + + return devm_iio_device_register(dev, indio_dev); +} + +static const struct i2c_device_id ads112c04_id[] =3D { + { .name =3D "ads112c04" }, + { } +}; +MODULE_DEVICE_TABLE(i2c, ads112c04_id); + +static const struct of_device_id ads112c04_of_match[] =3D { + { .compatible =3D "ti,ads112c04" }, + { } +}; +MODULE_DEVICE_TABLE(of, ads112c04_of_match); + +static struct i2c_driver ads112c04_driver =3D { + .driver =3D { + .name =3D "ads112c04", + .of_match_table =3D ads112c04_of_match, + }, + .probe =3D ads112c04_probe, + .id_table =3D ads112c04_id, +}; +module_i2c_driver(ads112c04_driver); + +MODULE_AUTHOR("Kyle Hsieh "); +MODULE_DESCRIPTION("Texas Instruments ADS112C04 ADC driver"); +MODULE_LICENSE("GPL"); --=20 2.34.1