From nobody Mon Sep 28 16:23:43 2026 Received: from mail-pl1-f175.google.com (mail-pl1-f175.google.com [209.85.214.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2AC3E3C4B89 for ; Wed, 19 Aug 2026 18:38:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787164738; cv=none; b=P/nvCHztT59ThF1PmldFDKNyhhpizV0Qo0VeVDCaWvTdDSNsCFH/m9MjWa0UTni3gdaUiitifgZarExkPbM26YvL2b/vbTxHI5I3RK5ltXeaUVB1HZROhuAdt7wEg8IdvSu6RBTDSXDeQEoVngy+LiSmEExiX62NbdIl2DGLTLI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787164738; c=relaxed/simple; bh=iED9Ka0q3u4N57Mjkn91kZ57Did45EzDLxGyMsmAIi8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=cHqMjyk94AgwlujYgYY2dPJC6GbyfvBgCJuBBN8vfEqt5BusW8r4X7Ja1c2Y+uVNGVuCeMO4SoIt2/cJqdJCDy7UU7C3VslBKFsDkr5LQHCpjx6yb6SUeoKcgf8MWWXFFdbOlQflnnzMxiup/tO6SZY23rHqt1C0EPhnvWS4w9M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=kwOKaqAc; arc=none smtp.client-ip=209.85.214.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="kwOKaqAc" Received: by mail-pl1-f175.google.com with SMTP id d9443c01a7336-2cc61541f8cso2276535ad.0 for ; Wed, 19 Aug 2026 11:38:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787164735; x=1787769535; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=Zal5FIj7KYb4C2CN0dup4xuER9DJ965auDsqGLuu9dQ=; b=kwOKaqAc4CDCHqjDtT1TUnq88TRdiz94fdnV4dTOVpe3A4W31iBAGcdFP0jst0T+Bu RSHhZupFux5i9fSf+VsHfTvlBOBvFYoHYXDTmyEbpb8L7HgCjfeH1ElVM6ZlEKQeEfxV 7CrcEWCo93zD/q4wiGm5WVVhvt/B1qU50GzYUXeEXn1eckUZ82JznnVR/ucJTkhN2o8K PbMP+db/rPxmCkK4ToKFhmB5eiKdCOUNQqjwMYcmaBkM7p0j7NaaDwpSJ4e12EUDglU5 zwY7Ob31/gxHOOmiupEVqzmZc3y8ypDgRgMtH7RaiEFDceDbEzZzr0CmacqOaahTDHp0 79uw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787164735; x=1787769535; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=Zal5FIj7KYb4C2CN0dup4xuER9DJ965auDsqGLuu9dQ=; b=VLoaP95YM4LDuq70XVD5tPklYp7/8gcaJ8YfPjKt02gFQIFCfitzRZ8bLeu2gDohRh yKYG8Uv8Bk4S8Aib8x4gtfUUSUqvorBQrL2R21MlwIBbtvd44yDlwvcUbfYg2AjR1WC9 /XbiATy/9czncVWCcDyC5M+S2fsCrnw6oC2vR0gqRNVvG5YteZHc6UjtjC+QSDhMPfk9 GdUeF9LnN0WosnZvKwqWZ+JFO1a7H9BmVe0lkaGOR/eOkZsvBcxYjI05wx8ckCLSBBuB lGML/yYGzHQtQzUCTXqXL3urY8PKcIjAtlduh5X6ss84JkFpMwmwF3L/xIY5eQZuMifE 08CQ== X-Forwarded-Encrypted: i=1; AHgh+RoMhFdRZvkC5DySAWMsDr9ZfNf509LvdxWYsBhrkc9QHgzvpkDfig3Hl7iB7SOu0S1CZWS5hIt0KDaWIjA=@vger.kernel.org X-Gm-Message-State: AFuF++nv4r9hld6noWus6JA9KVfW67yskNdE1Nb/FLM1eCUXxC77MdaW yVdnAlsn42lQDDXY6R3IpmIZLLT1DdbbiRfJe4Vhc+7wpFE0C7fpuRIe X-Gm-Gg: AR+sD13rBPIaWXm9h7flgPiboOYX3028dJFE6LMV0CfIuH55j02gUZ2YbifQHweKg0O 22+xCWfJVPreYQDLiWkAmqGNaiPuTFN7UesFg2ZtJOhty6Vd89wkvHTbUOhDl9CubjDmtO49ljj xyTG+X7Is/uwcsMBwVeBzltJmoOoAiqrLQFQ/xElfU61dNReHbwIhw/VXuBWMYIQfuIAiQx045Y EqJsysnk+1IPfeV0SoK7sKWCuAPdKBLMfP+TIJ+piDurtRa5oInb9FMSaJwPZyDhAKx8L/gR3ok dpJEcvLa49QEw45yhoRolFKAiP/Wy23KnV0rnvj+nN0xcP1XEgX0FmiN/uukIh1ix2yc284eXOg NEbNB1bsUZRkLGbQkQoMF9VbuqUKSf9dMVj0PF+hLG+fGXXC6dZt+Zid9q9d4g1D3gyo7QqF+jb 0JJsTuAHdvCWB1FIawjPd5myUbujP5CKmB/bW54hkm0WSBTzRAmbXdYd62T/eUbaO5oR9734J5s AqpLWB5/ivIWfRBXNmHVLUfFKPFzgEcZPBtbaCxlG7c78dhT96RSAWb3X85bllyrKYTzd1a4X6y xL3ClOl7jQ== X-Received: by 2002:a17:903:19cf:b0:2ca:53f7:3c69 with SMTP id d9443c01a7336-2d61a15e3e6mr12315805ad.9.1787164735124; Wed, 19 Aug 2026 11:38:55 -0700 (PDT) Received: from iku.example.org ([2401:4900:1c07:efb3:a897:a9b5:e171:c935]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-327cb5a9831sm1759393eec.21.2026.08.19.11.38.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 19 Aug 2026 11:38:54 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v3 1/2] arm64: dts: renesas: rzt2h-n2h-evk: Use consistent switch notation Date: Wed, 19 Aug 2026 19:38:28 +0100 Message-ID: <20260819183829.3953529-2-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260819183829.3953529-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20260819183829.3953529-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar The switch comments in the board DT files use inconsistent notation, with some references written as "SWx-y" and others as "SWx[y]" (and "DSWx-y"/ DSWx[y] for the DIP switches on the RZ/N2H EVK). Standardise on the "SWx[y]" / "DSWx[y]" form throughout both files so switch references use a consistent notation. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- v2->v3: - New patch --- .../dts/renesas/r9a09g077m44-rzt2h-evk.dts | 18 ++++++++--------- .../dts/renesas/r9a09g087m44-rzn2h-evk.dts | 20 +++++++++---------- 2 files changed, 19 insertions(+), 19 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a09g077m44-rzt2h-evk.dts b/arch/= arm64/boot/dts/renesas/r9a09g077m44-rzt2h-evk.dts index 572be8aa6d7e..d21367cef534 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g077m44-rzt2h-evk.dts +++ b/arch/arm64/boot/dts/renesas/r9a09g077m44-rzt2h-evk.dts @@ -69,7 +69,7 @@ keys { compatible =3D "gpio-keys"; =20 #if (!SD1_MICRO_SD) - /* SW2-3: OFF */ + /* SW2[3]: OFF */ key-1 { interrupts-extended =3D <&pinctrl RZT2H_GPIO(8, 6) IRQ_TYPE_EDGE_FALLIN= G>; linux,code =3D ; @@ -100,7 +100,7 @@ leds { compatible =3D "gpio-leds"; =20 led-0 { - /* SW8-9: ON, SW8-10: OFF */ + /* SW8[9]: ON, SW8[10]: OFF */ gpios =3D <&pinctrl RZT2H_GPIO(23, 1) GPIO_ACTIVE_HIGH>; color =3D ; function =3D LED_FUNCTION_DEBUG; @@ -108,7 +108,7 @@ led-0 { }; =20 led-1 { - /* SW5-1: OFF, SW5-2: ON */ + /* SW5[1]: OFF, SW5[2]: ON */ gpios =3D <&pinctrl RZT2H_GPIO(32, 2) GPIO_ACTIVE_HIGH>; color =3D ; function =3D LED_FUNCTION_DEBUG; @@ -124,7 +124,7 @@ led-2 { =20 #if (!SD1_MICRO_SD) led-3 { - /* SW2-3: OFF */ + /* SW2[3]: OFF */ gpios =3D <&pinctrl RZT2H_GPIO(8, 5) GPIO_ACTIVE_HIGH>; color =3D ; function =3D LED_FUNCTION_DEBUG; @@ -133,7 +133,7 @@ led-3 { #endif =20 led-4 { - /* SW8-3: ON, SW8-4: OFF */ + /* SW8[3]: ON, SW8[4]: OFF */ gpios =3D <&pinctrl RZT2H_GPIO(18, 0) GPIO_ACTIVE_HIGH>; color =3D ; function =3D LED_FUNCTION_DEBUG; @@ -141,7 +141,7 @@ led-4 { }; =20 led-5 { - /* SW8-1: ON, SW8-2: OFF */ + /* SW8[1]: ON, SW8[2]: OFF */ gpios =3D <&pinctrl RZT2H_GPIO(18, 1) GPIO_ACTIVE_HIGH>; color =3D ; function =3D LED_FUNCTION_DEBUG; @@ -149,7 +149,7 @@ led-5 { }; =20 led-6 { - /* SW5-9: OFF, SW5-10: ON */ + /* SW5[9]: OFF, SW5[10]: ON */ gpios =3D <&pinctrl RZT2H_GPIO(22, 7) GPIO_ACTIVE_HIGH>; color =3D ; function =3D LED_FUNCTION_DEBUG; @@ -157,7 +157,7 @@ led-6 { }; =20 led-7 { - /* SW5-7: OFF, SW5-8: ON */ + /* SW5[7]: OFF, SW5[8]: ON */ gpios =3D <&pinctrl RZT2H_GPIO(23, 0) GPIO_ACTIVE_HIGH>; color =3D ; function =3D LED_FUNCTION_DEBUG; @@ -165,7 +165,7 @@ led-7 { }; =20 led-8 { - /* SW7-5: OFF, SW7-6: ON */ + /* SW7[5]: OFF, SW7[6]: ON */ gpios =3D <&pinctrl RZT2H_GPIO(23, 5) GPIO_ACTIVE_HIGH>; color =3D ; function =3D LED_FUNCTION_DEBUG; diff --git a/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts b/arch/= arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts index 4e57d4fe195c..76e30a6ecb8b 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts +++ b/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts @@ -120,7 +120,7 @@ leds { compatible =3D "gpio-leds"; =20 led-3 { - /* DSW18-7: ON, DSW18-8: OFF */ + /* DSW18[7]: ON, DSW18[8]: OFF */ gpios =3D <&pinctrl RZT2H_GPIO(31, 6) GPIO_ACTIVE_HIGH>; color =3D ; function =3D LED_FUNCTION_DEBUG; @@ -128,7 +128,7 @@ led-3 { }; =20 led-4 { - /* DSW18-9: ON, DSW18-10: OFF */ + /* DSW18[9]: ON, DSW18[10]: OFF */ gpios =3D <&pinctrl RZT2H_GPIO(18, 1) GPIO_ACTIVE_HIGH>; color =3D ; function =3D LED_FUNCTION_DEBUG; @@ -136,7 +136,7 @@ led-4 { }; =20 led-5 { - /* DSW18-1: ON, DSW18-2: OFF */ + /* DSW18[1]: ON, DSW18[2]: OFF */ gpios =3D <&pinctrl RZT2H_GPIO(22, 7) GPIO_ACTIVE_HIGH>; color =3D ; function =3D LED_FUNCTION_DEBUG; @@ -144,7 +144,7 @@ led-5 { }; =20 led-6 { - /* DSW18-3: ON, DSW18-4: OFF */ + /* DSW18[3]: ON, DSW18[4]: OFF */ gpios =3D <&pinctrl RZT2H_GPIO(23, 0) GPIO_ACTIVE_HIGH>; color =3D ; function =3D LED_FUNCTION_DEBUG; @@ -153,8 +153,8 @@ led-6 { =20 led-7 { /* - * DSW18-5: ON, DSW18-6: OFF - * DSW19-3: OFF, DSW19-4: ON + * DSW18[5]: ON, DSW18[6]: OFF + * DSW19[3]: OFF, DSW19[4]: ON */ gpios =3D <&pinctrl RZT2H_GPIO(14, 3) GPIO_ACTIVE_HIGH>; color =3D ; @@ -166,7 +166,7 @@ led-7 { led-8 { /* * USER_LED0 - * DSW15-8: OFF, DSW15-9: OFF, DSW15-10: ON + * DSW15[8]: OFF, DSW15[9]: OFF, DSW15[10]: ON */ gpios =3D <&pinctrl RZT2H_GPIO(14, 6) GPIO_ACTIVE_HIGH>; color =3D ; @@ -179,7 +179,7 @@ led-8 { led-9 { /* * USER_LED1 - * DSW15-5: OFF, DSW15-6: ON + * DSW15[5]: OFF, DSW15[6]: ON */ gpios =3D <&pinctrl RZT2H_GPIO(14, 7) GPIO_ACTIVE_HIGH>; color =3D ; @@ -191,7 +191,7 @@ led-9 { led-10 { /* * USER_LED2 - * DSW17-3: OFF, DSW17-4: ON + * DSW17[3]: OFF, DSW17[4]: ON */ gpios =3D <&pinctrl RZT2H_GPIO(2, 7) GPIO_ACTIVE_HIGH>; color =3D ; @@ -202,7 +202,7 @@ led-10 { led-11 { /* * USER_LED3 - * DSW17-1: OFF, DSW17-2: ON + * DSW17[1]: OFF, DSW17[2]: ON */ gpios =3D <&pinctrl RZT2H_GPIO(3, 0) GPIO_ACTIVE_HIGH>; color =3D ; --=20 2.43.0 From nobody Mon Sep 28 16:23:43 2026 Received: from mail-pg1-f169.google.com (mail-pg1-f169.google.com [209.85.215.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 654123CF204 for ; Wed, 19 Aug 2026 18:39:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.169 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787164744; cv=none; b=pQQafooseSYa95EBbd74yxeb7uTpbvyEKbdX0B6xN8htt3Vg12XToPpvhkMLgxPy3HAtPQ46hwTOH/k0OD0ogdQTudHZq0ZaLkgQKD19FKEh6FGu9D0UdvH+X4R8YqqU2slGXm11+despOzXl5NWzivSR8jjid3IVI16UkrGeoo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787164744; c=relaxed/simple; bh=V2dPCaRU+hd7fSjS8oDY0q0LfBq5U5E8U2B7hmZAJo4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=PUTyLGd0xMNFZoweTuO2t4elB2oj8IsntIXVhpuiiFuU9+Jnrox9Wyw2XN0m6ulcKIJZ86qiCEUyf41hhSkjGIGnIBglI0fYYSO+pyXToNqJsulrS9Dp+W2Szjodm0mggLCneRQKenYXVE8o70fpTSjcExP0Kb+SqG9SAVGQVsc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SDkMK0vJ; arc=none smtp.client-ip=209.85.215.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SDkMK0vJ" Received: by mail-pg1-f169.google.com with SMTP id 41be03b00d2f7-c9cf07d2df6so766926a12.2 for ; Wed, 19 Aug 2026 11:39:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787164741; x=1787769541; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=5ZcTRLAfLTr9e/jEr10T1e+kHbQ9jqkTcrRchtkL5X0=; b=SDkMK0vJZOrI2DqFmOsaKhdSTqbQNSXU+BZo/Q5E4em2PMy6bSG4d5jNRM2pXkIfgR uIYEzE1EIAPV7pfMw5KHgzP9fmnKAKw/HBxQP44rWOIuP/2le/svAecNsG7zkJrlq2lA RF2OwxN99ryit6ZtN0L+7e9Q6gdUcFlnBGedgrslRo23GYYSwFtO1N84/Ti0TzYq8CkU /fDduOEoDmIvEH5Yxas+157DL9b8hUmNkxNGjxwbL+ApG9XPxu68/jUphRFr1dU4KHDh veBG11L/XiGEexO6z7I17wtC9xbJsMgHm7Hk7w4hihHtiDn65cS8Je0Ns4NQlWDjrG/D trgw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787164741; x=1787769541; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=5ZcTRLAfLTr9e/jEr10T1e+kHbQ9jqkTcrRchtkL5X0=; b=nUTxPvhF2Vomxm3mBxxzjXxl/KfImccjKAEWzJLP6Mn7E31WpgTmKRAv7FJk21DRTN RvJR/VYhbLc2tKgOqq8tVTkFAnOW68OwG5mDiHkwwiIoGjQx6djy1xYXbZa/1clOrRdl rNjIlmlu2oEfs+9G6DTpF7gvf2Do5vt+0u4jx5wsPeKkswVPAPz1fOBNS8z7DVBYnLi6 SVyXmU04MSD805/DH7R+2EE2qL9ChTdt9AUh6AFw5dd+VEz1ivujfmc1IkRihi/FluFn CEgg/P3wbgbc67kqre8+viYiDq5HA4DDcrTSGH8w6qQfC3oBxtxkQJfBcrCqjVWxXmNs Lo4Q== X-Forwarded-Encrypted: i=1; AHgh+RqJc1ykIA3bhQRlVskKA2BJbJOlbSbinmebgXzM3IiR6eJO38Q1U0jIvbOmEaIEPfmjiqQ29n11QZ6k74k=@vger.kernel.org X-Gm-Message-State: AOJu0Yx4vWjJIa+x8V18+9mTgaWBg8B7YkkEyWdCiVE35BCD8THjlIBG f4yp8SCRmd2S/fCacupoHjwCrG/a3cxUg8J4KdGg2z/2HDpSnEmtK/Sh X-Gm-Gg: AR+sD10FKemaowBgjSjWsCaUollmpVxmVvEQCws8QpEdy9AuYYefriS7a6ICRa6tx1u mc3bvKbFQNZkSPw+TK/cVpZuX6/jt1cIjABIVzUd18KzlEnC+0thhrvApr6cJ8aSIYv8qbGOi7p tSwIWQoyvMPA6DlpvZKibaZjgQFND1JcmcuV36oo1k1xZ5E+bIq4PydpzLAVLzg90qlwCsAk0MI dtrO1OZi5f8N0BfHkoYkRbBwv68JifgE3jrMf0aQBKmmIh0vnp6VA4QOKqIhhvHaGO3FIc2/7SD 4dTD0erfYiBE287FXAn+PbOoi9xLhuhhChJRQgXI+csbgB3ROENGS3HRNKoN/6wYjzyH16c20RS Bp4a90NskXZ9EfgJUTVq6wM8mmEysFbBq9zRzKNIfq8GgImA9ZFKxQCTuS2qLEVY1t03uM8D75O BJ/isjfQBSROIkNZwm1dM7IbETm91pM36hA2oK8fQNzfbM6jqjHmywE3+ZOijSlx7mSxux4XWri TH9gPdLsJAQnGm9d8VjELVtvaI7LFRyKEX84+u/ZHWPlAcrMRxpgzftjAarmsTTIai5hrxXJ+xT RhT/KBjnoAaoNpvl1niR X-Received: by 2002:a05:6a21:398:b0:3cc:3d08:da2b with SMTP id adf61e73a8af0-3cd01295943mr14796519637.15.1787164740457; Wed, 19 Aug 2026 11:39:00 -0700 (PDT) Received: from iku.example.org ([2401:4900:1c07:efb3:a897:a9b5:e171:c935]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-327cb5a9831sm1759393eec.21.2026.08.19.11.38.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 19 Aug 2026 11:38:59 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v3 2/2] arm64: dts: renesas: Add LCDC overlays for RZ/T2H and RZ/N2H EVKs Date: Wed, 19 Aug 2026 19:38:29 +0100 Message-ID: <20260819183829.3953529-3-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260819183829.3953529-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20260819183829.3953529-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add DT overlay support for enabling the DU/LCDC pipeline on the RZ/T2H and RZ/N2H evaluation kits when fitted with an ADV7513 HDMI transmitter on CN15/CN20. Share the common ADV7513 and LCDC pin configuration between the two overlays. Disable board functions whose pins are reassigned to LCDC, including the affected LEDs, SDHI0 on the RZ/T2H EVK, and I2C0 on the RZ/N2H EVK. Move the LED8 and LED9 preprocessor conditionals inside the node definitions so that the nodes remain present in the base DTS. This allows the LCDC overlays to reference and disable the LEDs when their pins are reassigned to display functions. Configure the LCDC data and clock pins with slew-rate setting 1 as recommended by the hardware manual. Use slew-rate setting 0 for the HSYNC, VSYNC and DE pins, as testing with the ADV7513 showed unstable display output and visible flicker when these synchronization signals were configured for fast slew rate. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- v2->v3: - Renamed HEADER_IRQ8 to IRQ8 - Added irq support for the ADV7513 in the overlays - Corrected the DIP switch settings for I2C_SDA1/I2C_SCL1 - Added missing DIP switch settings for LCDC_DATG3 - MOved the header include at the end - Added a comment for i2c0 as to why it is disabled in the overlay - Split up the du_pinctrl into a group of pins as only sync/de pins needed to set slew-rate=3D0, the rest of the pins can use slew-rate=3D1 - Updated commit message v1->v2: - Fixed typo in makefile for CONFIG_ARCH_R9A09G087 - Explicitly disabled the led7 and key-1 in the overlay - Dropped comment about DSW5[3] - Updated commit message --- arch/arm64/boot/dts/renesas/Makefile | 6 ++ .../renesas/r9a09g077m44-evk-cn15-lcdc.dtso | 53 ++++++++++++++ .../renesas/r9a09g087m44-evk-cn20-lcdc.dtso | 63 ++++++++++++++++ .../dts/renesas/r9a09g087m44-rzn2h-evk.dts | 12 ++-- .../dts/renesas/rzt2h-n2h-evk-du-adv7513.dtsi | 72 +++++++++++++++++++ 5 files changed, 202 insertions(+), 4 deletions(-) create mode 100644 arch/arm64/boot/dts/renesas/r9a09g077m44-evk-cn15-lcdc.= dtso create mode 100644 arch/arm64/boot/dts/renesas/r9a09g087m44-evk-cn20-lcdc.= dtso create mode 100644 arch/arm64/boot/dts/renesas/rzt2h-n2h-evk-du-adv7513.dt= si diff --git a/arch/arm64/boot/dts/renesas/Makefile b/arch/arm64/boot/dts/ren= esas/Makefile index 8bf155badd11..e4a7d7ab5b0e 100644 --- a/arch/arm64/boot/dts/renesas/Makefile +++ b/arch/arm64/boot/dts/renesas/Makefile @@ -216,8 +216,14 @@ r9a09g057h48-kakip-pixpaper-dtbs :=3D r9a09g057h48-kak= ip.dtb r9a09g057h48-kakip-pi dtb-$(CONFIG_ARCH_R9A09G057) +=3D r9a09g057h48-kakip-pixpaper.dtb =20 dtb-$(CONFIG_ARCH_R9A09G077) +=3D r9a09g077m44-rzt2h-evk.dtb +dtb-$(CONFIG_ARCH_R9A09G077) +=3D r9a09g077m44-evk-cn15-lcdc.dtbo +r9a09g077m44-rzt2h-evk-cn15-lcdc-dtbs :=3D r9a09g077m44-rzt2h-evk.dtb r9a0= 9g077m44-evk-cn15-lcdc.dtbo +dtb-$(CONFIG_ARCH_R9A09G077) +=3D r9a09g077m44-rzt2h-evk-cn15-lcdc.dtb =20 dtb-$(CONFIG_ARCH_R9A09G087) +=3D r9a09g087m44-rzn2h-evk.dtb +dtb-$(CONFIG_ARCH_R9A09G087) +=3D r9a09g087m44-evk-cn20-lcdc.dtbo +r9a09g087m44-rzn2h-evk-cn20-lcdc-dtbs :=3D r9a09g087m44-rzn2h-evk.dtb r9a0= 9g087m44-evk-cn20-lcdc.dtbo +dtb-$(CONFIG_ARCH_R9A09G087) +=3D r9a09g087m44-rzn2h-evk-cn20-lcdc.dtb =20 dtb-$(CONFIG_ARCH_RCAR_GEN3) +=3D draak-ebisu-panel-aa104xd12.dtbo dtb-$(CONFIG_ARCH_RCAR_GEN3) +=3D salvator-panel-aa104xd12.dtbo diff --git a/arch/arm64/boot/dts/renesas/r9a09g077m44-evk-cn15-lcdc.dtso b/= arch/arm64/boot/dts/renesas/r9a09g077m44-evk-cn15-lcdc.dtso new file mode 100644 index 000000000000..aaddfc1154d5 --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a09g077m44-evk-cn15-lcdc.dtso @@ -0,0 +1,53 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * DT overlay for the RZ/T2H EVK with ADV7513 transmitter + * connected to DU enabled. + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/dts-v1/; +/plugin/; + +#include + +#define RZT2H_IRQ8 24 + +/* + * RZ/T2H LCDC configuration: + * ---------------------------------------------------------- + * Function Pin SW Setting + * ---------------------------------------------------------- + * LCDC_DATG0 P11_0, SW6[3]: OFF, SW6[4]: ON, SW6[5]: OFF + * LCDC_DATB1 P18_0, SW8[3]: OFF, SW8[4]: ON + * LCDC_DATB2 P18_1, SW8[1]: OFF, SW8[2]: ON + * IRQ8 P22_6, SW2[1]: ON, SW2[2]: OFF + */ + +&{/leds/led-4} { + /* P18_0 is used for DU function LCDC_DATB1. */ + status =3D "disabled"; +}; + +&{/leds/led-5} { + /* P18_1 is used for DU function LCDC_DATB2. */ + status =3D "disabled"; +}; + +/* + * Disable SDHI0 as SW2 settings for eMMC/SD card conflict with DU pin + * settings. + */ +&sdhi0 { + status =3D "disabled"; +}; + +#include "rzt2h-n2h-evk-du-adv7513.dtsi" + +&adv7513 { + interrupts-extended =3D <&icu RZT2H_IRQ8 IRQ_TYPE_LEVEL_LOW>; +}; + +&adv7513_irq_pins { + pinmux =3D ; /* IRQ8 */ +}; diff --git a/arch/arm64/boot/dts/renesas/r9a09g087m44-evk-cn20-lcdc.dtso b/= arch/arm64/boot/dts/renesas/r9a09g087m44-evk-cn20-lcdc.dtso new file mode 100644 index 000000000000..9c9e4fc80363 --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a09g087m44-evk-cn20-lcdc.dtso @@ -0,0 +1,63 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * DT overlay for the RZ/N2H EVK with ADV7513 transmitter + * connected to DU enabled. + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/dts-v1/; +/plugin/; + +#include + +#define RZN2H_IRQ5 21 + +/* + * RZ/N2H LCDC configuration: + * ---------------------------------------------------------- + * Function Pin SW Setting + * ---------------------------------------------------------- + * LCDC_DATG0 P11_0, DSW12[3]: ON, DSW12[4]: OFF + * LCDC_DATG3 P14_3, DSW18[5]: OFF, DSW18[6]: ON, DSW19[3]: OFF, DSW19= [4]: ON + * LCDC_DATG6 P14_6, DSW15[8]: ON, DSW15[9]: OFF, DSW15[10]: OFF + * LCDC_DATB2 P18_1, DSW18[9]: OFF, DSW18[10]: ON + * I2C_SCL1 P03_3, DSW7[1]: ON, DSW7[2]: OFF + * I2C_SDA1 P03_4, DSW7[3]: ON, DSW7[4]: OFF + * ------------------------------------------------ + */ + +&{/keys/key-1} { + /* P18_2 is used for DU function LCDC_DATB3. */ + status =3D "disabled"; +}; + +&{/leds/led-4} { + /* P18_1 is used for DU function LCDC_DATB2. */ + status =3D "disabled"; +}; + +&{/leds/led-7} { + /* P14_3 is used for DU function LCDC_DATG3. */ + status =3D "disabled"; +}; + +&{/leds/led-8} { + /* P14_6 is used for DU function LCDC_DATG6. */ + status =3D "disabled"; +}; + +&i2c0 { + /* P14_6 is used for DU function LCDC_DATG6. */ + status =3D "disabled"; +}; + +#include "rzt2h-n2h-evk-du-adv7513.dtsi" + +&adv7513 { + interrupts-extended =3D <&icu RZN2H_IRQ5 IRQ_TYPE_LEVEL_LOW>; +}; + +&adv7513_irq_pins { + pinmux =3D ; /* IRQ5 */ +}; diff --git a/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts b/arch/= arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts index 76e30a6ecb8b..9d54e7650957 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts +++ b/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts @@ -162,8 +162,8 @@ led-7 { function-enumerator =3D <8>; }; =20 -#if LED8 led-8 { +#if LED8 /* * USER_LED0 * DSW15[8]: OFF, DSW15[9]: OFF, DSW15[10]: ON @@ -172,11 +172,13 @@ led-8 { color =3D ; function =3D LED_FUNCTION_DEBUG; function-enumerator =3D <0>; - }; +#else + status =3D "disabled"; #endif + }; =20 -#if LED9 led-9 { +#if LED9 /* * USER_LED1 * DSW15[5]: OFF, DSW15[6]: ON @@ -185,8 +187,10 @@ led-9 { color =3D ; function =3D LED_FUNCTION_DEBUG; function-enumerator =3D <1>; - }; +#else + status =3D "disabled"; #endif + }; =20 led-10 { /* diff --git a/arch/arm64/boot/dts/renesas/rzt2h-n2h-evk-du-adv7513.dtsi b/ar= ch/arm64/boot/dts/renesas/rzt2h-n2h-evk-du-adv7513.dtsi new file mode 100644 index 000000000000..d0242dc55161 --- /dev/null +++ b/arch/arm64/boot/dts/renesas/rzt2h-n2h-evk-du-adv7513.dtsi @@ -0,0 +1,72 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * DT overlay common parts for the RZ/{T2H/N2H} EVKs with ADV7513 + * transmitter connected to DU enabled. + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +#include + +#define ADV7513_PARENT_I2C i2c1 +#include "rz-smarc-du-adv7513.dtsi" + +&pinctrl { + du_pins: du-group { + du-data-pins { + pinmux =3D , /* LCDC_DATR0 */ + , /* LCDC_DATR1 */ + , /* LCDC_DATR2 */ + , /* LCDC_DATR3 */ + , /* LCDC_DATR4 */ + , /* LCDC_DATR5 */ + , /* LCDC_DATR6 */ + , /* LCDC_DATR7 */ + , /* LCDC_DATG0 */ + , /* LCDC_DATG1 */ + , /* LCDC_DATG2 */ + , /* LCDC_DATG3 */ + , /* LCDC_DATG4 */ + , /* LCDC_DATG5 */ + , /* LCDC_DATG6 */ + , /* LCDC_DATG7 */ + , /* LCDC_DATB0 */ + , /* LCDC_DATB1 */ + , /* LCDC_DATB2 */ + , /* LCDC_DATB3 */ + , /* LCDC_DATB4 */ + , /* LCDC_DATB5 */ + , /* LCDC_DATB6 */ + ; /* LCDC_DATB7 */ + drive-strength-microamp =3D <11800>; + slew-rate =3D <1>; + }; + + du-clk-pins { + pinmux =3D ; /* LCDC_CLK */ + drive-strength-microamp =3D <11800>; + slew-rate =3D <1>; + }; + + du-sync-pins { + pinmux =3D , /* LCDC_HSYNC */ + ; /* LCDC_VSYNC */ + drive-strength-microamp =3D <11800>; + slew-rate =3D <0>; + }; + + du-de-pins { + pinmux =3D ; /* LCDC_DE */ + drive-strength-microamp =3D <11800>; + slew-rate =3D <0>; + }; + }; + + adv7513_irq_pins: adv7513-irq-pins { + }; +}; + +&adv7513 { + pinctrl-0 =3D <&adv7513_irq_pins>; + pinctrl-names =3D "default"; +}; --=20 2.43.0