From nobody Mon Aug 24 05:25:42 2026 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D865E4519AC for ; Tue, 18 Aug 2026 10:31:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787049106; cv=none; b=tiohr7TDjo3qDmgKqIRFv7PKcjs0oqH2/pA7ezZQ41bXpcsMgZVRDnMgRsRpTNmjHtTj5/D2/xThYWfLpr1VOO0TXM4b7CbPShsOr6MTtj0/Dc8wrBlwLhRwu+SeO9zu2CJT5o1jjBa3XMtvBz7OpJ38phS5QybxIHUEoJlFCFo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787049106; c=relaxed/simple; bh=Q7nj6LmwwpL1RbkA8x00LOMLutDmfvD1gklz47xTeTI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bs5Pe7/20nR8jssPIaWMLD10MCYoCzYW/bN9OZwhb7UW9XwD+ugIKr0VWn7jPlXaFfcU3a3iPW0mFD+7ttde1QhyPy8AKUMQ5qWmwWTFhBi88NcBBKYsWEuF7lfkEZdDX/cbEKcUa/j9+ZVrtq1yPY2FN1tBxJ3zv5yvDbzE6dE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com; spf=pass smtp.mailfrom=9elements.com; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b=fcbqPPil; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=9elements.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b="fcbqPPil" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-495437bb891so8050255e9.1 for ; Tue, 18 Aug 2026 03:31:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=9elements.com; s=google; t=1787049103; x=1787653903; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=VXAR0pfuBaAQ9k+v1xXQaQosy7aMoQd3gplGbAsity0=; b=fcbqPPilYWGqN/sq4A7Y26pJ94mx+Rx1D7VeX6KWO8WZ0nHjJYi8u20YZ/HnIXynq9 Q4FUZKogsYW5EmKBG4MpvFH+8TFfqp+tk8evmkxDUxNkDImpM8VDETp+jBGyMWS2MEzC Kx1qpjFTPXsXRwBGSv4yUR/6YkQ37Jgx+STGbCVY5zCxDktrQe1GbkGapKw5gpxibN9O XrWH50uJF4lCS9R7ZoRjFoyKPBhOaLez0V4RMrxShWCSC7m84NlIIMVMxT9VoqvtR+8s zORiCu0e+Vf6hEG9oQm5qBFzu4rJlempkk+j4Pp7Exp9Q5ragm9ljVoI7ok2cOPWywKv Wc7w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787049103; x=1787653903; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=VXAR0pfuBaAQ9k+v1xXQaQosy7aMoQd3gplGbAsity0=; b=J8/Rk7nJ7Y4cCz2sA0HGyZItbK6HMZ0T7AND9K4a/wvO8SYuGNYKXU4aq7NXdUJVTL c0CAO29Oaz4UDrKJve4hVB1xjyNoBz8rLAlyOtKGc5rau646XrGV7QWQxr3YffFYVkrm rooaBz4Q+8ZqwVL5T95kB4VV7IOBxPBxTYLpoTH3OrGE1dq9ND7xuki9JOH6IwAK+bx/ jPVOw1cThxru3IaaM37TKCdxlZuTTEt3lsXsnW2eE0Hlq159PFayvBBv7T0JNTYND/rD NwIEJVO1AnRpi3Bt/syzDmr4aFhvVG1po5hFSWoufvjhiidJhv2UFuHYYsaDigtiNeKc CIgg== X-Gm-Message-State: AOJu0YyZAPASUh4W97HiBuR8Wm3xBzGT9gJwmZsUegZV8RoFI5JD53MZ NCeVL4mn4V9+uOyZq04/iPt0Qc0F+wuh4rYbMJZEggi3nCXhqHNsOsCi1ayo0TDYtd0= X-Gm-Gg: AR+sD10h+3tVQObNg6xO0UtYRZI5QrCdrLcF7x7iexGWRVZw3fHb34t5TKe9GBE59BF eU8tOiIYhE0nrDSG+uKCJLJdFSlDlW0mJded7w9pvZ2ADU0DB1Y0M2QAqic4cQWs6N1wNg0CiNi kBkUq9KeAJi1SaDPIXwOO+DoACFBXuI51V2DAa8/3pdPJ8wCgJuS1kpp9IwPwMWk4VwX+o27mwL CUXeUenNTlgSJ6Putc1I37INjUT1bc7GoMg4F3ytXPoFwJA756QjS6KsvDpThJ/NfZ9yP3UDppl ueqKaX1X5ny/SeR4DlGfIQpUDetj26YAJDoYd+Bi77e+gpGo1I0i9Ctlwa+9pGqIRa6VYvXEPEl QVWjPCdkE/7fWgxHw1OvXYOubsRZcCFuzwZpks5bzlC4O18UFUPiZLzFVFHVh7QFakch4CAVg+R cj5S8lPbNwrrMEIfuVGlN9x44cbDIiDqmJd86AeIMXKHPA3vv9SDv+OC8+z4iV2aCtGU0yOH8uJ trx9Y4mZRQyBco/R/MwMZR+8T50El2S0aUSYcqEDY/t+erEruOHmG4oBCGT X-Received: by 2002:a05:600c:8b77:b0:493:f783:c46a with SMTP id 5b1f17b1804b1-499a206a553mr70558395e9.6.1787049103159; Tue, 18 Aug 2026 03:31:43 -0700 (PDT) Received: from [127.0.0.2] ([188.111.3.154]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499960988c6sm246025575e9.0.2026.08.18.03.31.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 Aug 2026 03:31:42 -0700 (PDT) From: =?utf-8?q?Gr=C3=A9goire_Layet?= Date: Tue, 18 Aug 2026 10:29:14 +0000 Subject: [PATCH v6 1/6] dt-bindings: serial: 8250: aspeed: add ast2600 and aspeed,vuart-over-pci Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260818-aspeed-driver-v6-v6-1-fd7cc0b338ea@9elements.com> References: <20260818-aspeed-driver-v6-v6-0-fd7cc0b338ea@9elements.com> In-Reply-To: <20260818-aspeed-driver-v6-v6-0-fd7cc0b338ea@9elements.com> To: Greg Kroah-Hartman , Jiri Slaby , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lubomir Rintel , devicetree@vger.kernel.org, Joel Stanley , Andrew Jeffery , Lee Jones , =?utf-8?q?Gr=C3=A9goire_Layet?= , Tan Siewert Cc: linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-aspeed@lists.ozlabs.org, mfd@lists.linux.dev, andrew@lunn.ch, jacky_chou@aspeedtech.com, yh_chung@aspeedtech.com, ninad@linux.ibm.com, anirudhsriniv@gmail.com, =?utf-8?q?Gr=C3=A9goire_Layet?= , Krzysztof Kozlowski X-Mailer: b4 0.15.2 The ASPEED AST2600 can be used as a PCI device. The ASPEED AST2600 has 2 Virtual UARTs accessible over PCI. 2 Virtual UART can be exposed to the host via this PCI device. These are 8250-compatible register sets and can be used to have UART communication between the PCI BMC and the host. This boolean can be set to specify if a VUART is used over PCI. A VUART over PCI needs access to the SCU syscon to set the enable bits of the PCI device. On the aspeed's chips, the clocks phandle already points at the SCU node. But deriving the regmap from the clock provider would misuse the clocks binding. An explicit scu-syscon phandle states the dependency directly. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Gr=C3=A9goire Layet --- Documentation/devicetree/bindings/serial/8250.yaml | 42 ++++++++++++++++++= ++-- 1 file changed, 40 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/serial/8250.yaml b/Documenta= tion/devicetree/bindings/serial/8250.yaml index bb7b9c87a807..8dd4b7af0c0d 100644 --- a/Documentation/devicetree/bindings/serial/8250.yaml +++ b/Documentation/devicetree/bindings/serial/8250.yaml @@ -18,12 +18,34 @@ allOf: - aspeed,lpc-io-reg - required: - aspeed,lpc-interrupts + then: + properties: + compatible: + contains: + enum: + - aspeed,ast2500-vuart + - aspeed,ast2600-vuart + - if: + anyOf: - required: - aspeed,sirq-polarity-sense then: properties: compatible: const: aspeed,ast2500-vuart + - if: + required: + - aspeed,vuart-over-pci + then: + required: + - aspeed,scu-syscon + properties: + compatible: + contains: + const: aspeed,ast2600-vuart + else: + properties: + aspeed,scu-syscon: false - if: properties: compatible: @@ -106,6 +128,9 @@ properties: - const: ns16850 - const: aspeed,ast2400-vuart - const: aspeed,ast2500-vuart + - items: + - const: aspeed,ast2600-vuart + - const: aspeed,ast2500-vuart - const: intel,xscale-uart - const: mrvl,pxa-uart - const: nuvoton,wpcm450-uart @@ -297,7 +322,8 @@ properties: $ref: /schemas/types.yaml#/definitions/uint32-array maxItems: 1 description: | - The VUART LPC address. Only applicable to aspeed,ast2500-vuart. + The VUART LPC address. Only applicable to aspeed,ast2500-vuart and + aspeed,ast2600-vuart. =20 aspeed,lpc-interrupts: $ref: /schemas/types.yaml#/definitions/uint32-array @@ -306,7 +332,19 @@ properties: description: | A 2-cell property describing the VUART SIRQ number and SIRQ polarity (IRQ_TYPE_LEVEL_LOW or IRQ_TYPE_LEVEL_HIGH). Only - applicable to aspeed,ast2500-vuart. + applicable to aspeed,ast2500-vuart and aspeed,ast2600-vuart. + + aspeed,vuart-over-pci: + type: boolean + description: + Enable the VUART over the BMC PCI device. Only applicable to + aspeed,ast2600-vuart. + + aspeed,scu-syscon: + $ref: /schemas/types.yaml#/definitions/phandle + description: + Phandle to the SCU syscon, used to enable the VUART over the BMC PCI + device. Only applicable to aspeed,ast2600-vuart. =20 required: - reg --=20 2.54.0 From nobody Mon Aug 24 05:25:42 2026 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C06D0455198 for ; Tue, 18 Aug 2026 10:31:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787049108; cv=none; b=TIQfGj/6k8qMEXskkLa6nH2GkJNzkTvVlCcqc2myb8JNz2GLATLfL9LvvEslvTxTcj0v/GVxWQp99lkfgKoYrioNhL5AGF8PTqfk3fKl9x22o3ebenESRnIPPfQYKG8y0lTRr1APCHjpPTj6TVTuvizmqhdOE3NXA+mWX8LW8Ak= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787049108; c=relaxed/simple; bh=MB7LGi5bia5b4s3lqho08nciPjjAh60PaTv8Fxk69LI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=t2quut/QtUZgvRhc0M/Ht8QVEQf1z3uLCYYHXtzS8cSnpc/pjKDoJ7yoTcb0XZTCV58ALuO/XAY2ByUZPyHYRdR4dhjWzKw5HgONz1UQ7fVk0+a1eM69T3UQIn1yCy1go8jCwBDPuk2cG2blocxZS946E8Em6oWAJik/Nqj17P8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com; spf=pass smtp.mailfrom=9elements.com; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b=ZpPL1hBN; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=9elements.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b="ZpPL1hBN" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-493b966dd74so29945645e9.3 for ; Tue, 18 Aug 2026 03:31:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=9elements.com; s=google; t=1787049105; x=1787653905; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=SehFAIGV4EScw1eNaWWBsUyEtfJAkEOaG1RHubt8kHo=; b=ZpPL1hBNAhh9e7Fa/gznaduk147YgM/1Qp/GspKesEv31lYOAL3WB8RPrvzF9l3HT8 wEdlYcwLFohII7K1oKz/7/dGnczF0sXAgQsDkMfxoN937zUaf7n5m1IlwXRuksn8mJCF EqdmAFR68dY0nQ6kIQw+cZy8RsBycZCXaXaPett10qOfxZ0QP+aEk+J6pZJfbAsYbc4d Bt6VOvWkJFiHkIxcmlzpGwL3d40HVaxKFtOLr4gMnHar7mD3Nf2KMsCGu/vxACBEkDr8 0z/fbpRQDZQjDW3/omP5FfT7LTXypYSOVCcPySNYTv4EEJycD8SqkW3K7BPxw1gnpAmk AZHQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787049105; x=1787653905; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=SehFAIGV4EScw1eNaWWBsUyEtfJAkEOaG1RHubt8kHo=; b=V0vPgkIh53o5pjLuBs5iP3IBKqYgSyCyxPVwAoQvKPs5ppugeKBK/KLBUnAWwNBO5T lkqwRAgySfIBfgDICnaHSWhqccq95YMOIeqsxKgzvkQ5fOkEX6vK626Z0d9o0lDgJxzt rM4p2fuvXd6PFtpV3E9zEto57HPAJGVux6e+fC5ZF22WBCIl6CtAZWLqB/1+z/Z6bmtU SyUY6/q+qDq815X5lR/a+pwJVXpmIlqwuziKOtMccGKlBIDfILMHvy5S3kQbNOlB1kze Bpby5N/J7aJKQwB29xuUSJ1692SnCWVPN30Q9idc53hAbStXQQWcPo1G/h/ZE18rtDLy w7kg== X-Gm-Message-State: AOJu0Yy1h9KM/uTTt7eVjdyVrMiLa5PI/saZ2jmRxjDutsP5VWbMpVDo KPp/07DvhcFsjdO6/f9tFY34wC1a3iDsZrqrAJJhPsbBUflfs5/AIzIU96owDoceF/U= X-Gm-Gg: AR+sD10FA9l45rVQvxEy3QcUKszQ//SG3/1CzLXr28DwlKe9yW01cKTgvThQVNohQ0m 262fme7XKxmiEiIYotDkuAgehGhpBvb18TKEWlFz0l70MGRkhbFWpZFX9XazE82ItMZ6Tucw98z K2JUJjHX7I2DaPVBbsCn85BdGTV4wsFgc1vQ8VoMBCWnPENrvpUOH8tq2nXOQYHTPGIGqbKupbO m57fOHI0u0iY/PJ0IF96Q8TGUpFoMmZmUwb0tE21bHcJNX9D38zyc7ko/8rvJHfCkUIfLqt6yaf loypdhgkl4tQ9eY+1OdUYyEbreJtZhz+a21ybOyWnwDrn7UvDTgl3i4P7Q2shlK7njjhoTPlmRQ 7IpJtHJqST89MjOthgoLHDYF6noSHDiACHHaSwE75XY22Mc9R6iD8WSGppmYvU/t9C7X0NLP/H8 XIduNuXcyCMpjkoYYSEf9TeZMfVsuteQOk9tI1NTQH3esFniBC7aBCGTjgGwoaX1x+Yl+mlpnds eVGp6YfT8G/hR9UMjevq6wxPIipC+ScY872FzNG6TP4NLnNghkq1IWucGsO X-Received: by 2002:a05:600c:3049:b0:499:781e:25fc with SMTP id 5b1f17b1804b1-4998792e359mr338967655e9.3.1787049105086; Tue, 18 Aug 2026 03:31:45 -0700 (PDT) Received: from [127.0.0.2] ([188.111.3.154]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499960988c6sm246025575e9.0.2026.08.18.03.31.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 Aug 2026 03:31:44 -0700 (PDT) From: =?utf-8?q?Gr=C3=A9goire_Layet?= Date: Tue, 18 Aug 2026 10:29:15 +0000 Subject: [PATCH v6 2/6] serial: 8250_aspeed_vuart: add aspeed,ast2600-vuart compatible string Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260818-aspeed-driver-v6-v6-2-fd7cc0b338ea@9elements.com> References: <20260818-aspeed-driver-v6-v6-0-fd7cc0b338ea@9elements.com> In-Reply-To: <20260818-aspeed-driver-v6-v6-0-fd7cc0b338ea@9elements.com> To: Greg Kroah-Hartman , Jiri Slaby , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lubomir Rintel , devicetree@vger.kernel.org, Joel Stanley , Andrew Jeffery , Lee Jones , =?utf-8?q?Gr=C3=A9goire_Layet?= , Tan Siewert Cc: linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-aspeed@lists.ozlabs.org, mfd@lists.linux.dev, andrew@lunn.ch, jacky_chou@aspeedtech.com, yh_chung@aspeedtech.com, ninad@linux.ibm.com, anirudhsriniv@gmail.com, =?utf-8?q?Gr=C3=A9goire_Layet?= X-Mailer: b4 0.15.2 Make the driver compatible with the ast2600-vuart. Enable specific configuration for the AST2600. Reviewed-by: Tan Siewert Signed-off-by: Gr=C3=A9goire Layet --- drivers/tty/serial/8250/8250_aspeed_vuart.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/tty/serial/8250/8250_aspeed_vuart.c b/drivers/tty/seri= al/8250/8250_aspeed_vuart.c index 26fc0464f1cc..6afa2f4057e1 100644 --- a/drivers/tty/serial/8250/8250_aspeed_vuart.c +++ b/drivers/tty/serial/8250/8250_aspeed_vuart.c @@ -560,6 +560,7 @@ static void aspeed_vuart_remove(struct platform_device = *pdev) static const struct of_device_id aspeed_vuart_table[] =3D { { .compatible =3D "aspeed,ast2400-vuart" }, { .compatible =3D "aspeed,ast2500-vuart" }, + { .compatible =3D "aspeed,ast2600-vuart" }, { }, }; MODULE_DEVICE_TABLE(of, aspeed_vuart_table); --=20 2.54.0 From nobody Mon Aug 24 05:25:42 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E4D90456E18 for ; Tue, 18 Aug 2026 10:31:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787049112; cv=none; b=HQrVP2fhXbvBuucnibKt6+fZ4c1P7ZDyv6y/f3TcAUTz6EgrL17encOyqtwtt9sUkyyhqmc+XADjFuoKIGg1X8lomn+Lzffxa8FNHJDhrOnsHc46GZ2m6+Sevh0oUMocOx6MurKZeKg2w8tWZJ+DDzFiQLTtNPWCbXMnXgvo0bg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787049112; c=relaxed/simple; bh=/ZnDVyFXyOMlnp+4kOKxjkZE8/hrh/AgeryTNVSXcuo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ghSdKoEoQJl8sBJhBJZA59Fl5/LeBMQqIH8t1xJ/m3ZfzDXWfabtknJ7T4oiPNGQoCrCW8bcEoRmciyl9gMLLA6kOe+kx8PU5qZ8qvhloiIMFI/Uaw+GW03oBh1v6aHdQ0p3DKlGdR863OsPYXJvG6+JOUm0vYEPbrAdnnvQM/4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com; spf=pass smtp.mailfrom=9elements.com; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b=RvoR4Z9U; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=9elements.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b="RvoR4Z9U" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-493b966dd74so29945915e9.3 for ; Tue, 18 Aug 2026 03:31:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=9elements.com; s=google; t=1787049107; x=1787653907; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=qjRJ6CK8+10XxSw1IIq1k9Y5+IsaxjCnKt7BPw+fxxg=; b=RvoR4Z9UvM+sMGDd3enlJN2ZTXOo5Y9aGUHxPelaphJ8xyF54+XpWlyabPRfY4v+Ho 7iuQgja95neLs55EzFdPOCWDEt+WZMc/MY8OklkbirzxMSL5ejmS2Bs8sC80O82hmh1s +2DOpNIYi6B/0mAOpPOMmjvNbxcRYHEV7rCuN6Jw+3VCmYndW1lbia8JZ3a1c3mUSbiL bTWuK0kM6xoxMH8Z3ecB7P3DzvoHCGgWdBGmgtuiuKvo3DUcTLqbouzBHULgfwxMY/Ep SzAcmgTbXj5OHAFwbYqkyecaUIVNiTLI9S6cizdUyxQIy9inKNiLSUc5x/SC9Tew/Fzu X2Gw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787049107; x=1787653907; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=qjRJ6CK8+10XxSw1IIq1k9Y5+IsaxjCnKt7BPw+fxxg=; b=jlcHgp0tDUkeVKA8LM6Q6YfySuZvyOxbqQ4c9VMhHv+qUmSzbtyeit6o+btRb/m5nc FIk3lV96Vhlh4beLw+A9Z3r2fqCDr2cu0VVDQaL6w3j7MdtFiKYkJTWHRbiqN3v5qM9s 44+QAoQReCseOZlAfi1mAAWNrphZ0rtGfcTHWiPCB69k7SAgKs1aRgVZVhFR9K3dIVqs zIWDd2GGpJi13ACs4tiWRe5GjndpZqcXa7dvJB7VQ8olMrqhYVHEjiNCxCjFKMtqNXgr lB/XFnKr+SBBdCdpCLO9ZhbLyFZYxVInm9gKL9WYzRHHovqIv8R6Nf7ustFZc7aqI95E e7iQ== X-Gm-Message-State: AOJu0YzhYse6odXuNTV18DpFOv46XQAosMYMQtEv0J7v4IkxVjyS9RmP 37lTqjIZpcls5F8rxxuGLy8I5bO1TAgXUx4jwfOlAvaJkHO+kDvyKHyYifh4G7tVHEk= X-Gm-Gg: AR+sD11qAemHqsr1gAeMcgIlyj60YzmFcv2GTTT6h8svjzQhgqUfWkVhaXkzqdhlG7I ifJy8JFt3wkE/VgDG9klgSfQtervwgTf9xm13lP3K9i88VF/P2REEfV7vHqCN6Od7/QlzGJzL31 YjKjw0fL43ZaygVOxxaO+pUi8Tn/WLZFeQTfkENYnTzDmvabSE+oMWEm8Q503IWxtpkMjoEySPQ H1Q/Umg2LeWDyH5TV1HS3zWJluyUYAOy6qBDMuSsCCo4JXudZcgxme8yzj2k9e5+wHvccEFkI/Z BEWJPZEIId2eTr+JBeEiyfLjJbwT5Km/q22gXZO+4DuHCR0P8zSsZgvmlgXC/IB+2a+ZHJNBV9U zqG3nzwXDrX7jB7ca3G5SOaGcYV9aYwsjgS5GhUGIu76bAGC7ZfGJe3IuXFvhplBKWpkF6eGVmZ c3HBTYFHX5evjzYnU8SUknklsB2HSv/QmnOmEaZixVw4u25DufgkVYZR3aD75Q6gOzTi/NVl81O jMSiTkoGqK2TRQXblFqqBI2FjEeEKBZ743BCU5Gh9N9zUejQUDNwQPKcY24 X-Received: by 2002:a05:600c:3b1d:b0:499:79b9:e226 with SMTP id 5b1f17b1804b1-49988057986mr490766875e9.0.1787049107156; Tue, 18 Aug 2026 03:31:47 -0700 (PDT) Received: from [127.0.0.2] ([188.111.3.154]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499960988c6sm246025575e9.0.2026.08.18.03.31.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 Aug 2026 03:31:46 -0700 (PDT) From: =?utf-8?q?Gr=C3=A9goire_Layet?= Date: Tue, 18 Aug 2026 10:29:16 +0000 Subject: [PATCH v6 3/6] serial: 8250_aspeed_vuart: add VUART over PCI Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260818-aspeed-driver-v6-v6-3-fd7cc0b338ea@9elements.com> References: <20260818-aspeed-driver-v6-v6-0-fd7cc0b338ea@9elements.com> In-Reply-To: <20260818-aspeed-driver-v6-v6-0-fd7cc0b338ea@9elements.com> To: Greg Kroah-Hartman , Jiri Slaby , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lubomir Rintel , devicetree@vger.kernel.org, Joel Stanley , Andrew Jeffery , Lee Jones , =?utf-8?q?Gr=C3=A9goire_Layet?= , Tan Siewert Cc: linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-aspeed@lists.ozlabs.org, mfd@lists.linux.dev, andrew@lunn.ch, jacky_chou@aspeedtech.com, yh_chung@aspeedtech.com, ninad@linux.ibm.com, anirudhsriniv@gmail.com, =?utf-8?q?Gr=C3=A9goire_Layet?= X-Mailer: b4 0.15.2 Enable the VUART over PCI for the AST2600. Activate it only if the 'aspeed,vuart-over-pci' property flag is set on an 'ast2600-vuart' compatible node. The AST2600 has 2 VUART that are usable over PCI. These are already defined as the VUART3 and VUART4 in the 'aspeed-g6.dtsi'. Sets the BMC PCI device enable bits, sets the PCI class code to unassgined/device specific, and configures MSI interrupts. There is no disable function. Removing this driver should not disable the BMC PCI device, as other drivers could use it. However, if all the drivers using it are removed, the BMC PCI device will still be activated, which is not ideal. But in reality, this is not a use case for a BMC, the drivers will never be removed. This is useful on PCIe BMC expansion cards that use the AST2600, such as the ASUS Kommando IPMI Expansion Card. Register initialisation taken from ASPEED 6.18 Kernel SDK. Add return code checks to each register write. Simplify the code and add macros. The ASPEED_SCUC24 regmap update is use an undefined reserved register ASPEED_SCUC24_RESERVED_14. I was unable to determine the purpose of this bit. In the AST2600 A3 datasheet it is marked as 'reserved'. It is only used on the other revision. As I only have the AST2600A3, I was unable to try this code path. This BIT14 was set in the ASPEED SDK so I kept it. I can remove it and the untested path if necessary. Signed-off-by: Jacky Chou Signed-off-by: aspeedyh Reviewed-by: Tan Siewert Signed-off-by: Gr=C3=A9goire Layet --- drivers/tty/serial/8250/8250_aspeed_vuart.c | 91 +++++++++++++++++++++++++= ++++ 1 file changed, 91 insertions(+) diff --git a/drivers/tty/serial/8250/8250_aspeed_vuart.c b/drivers/tty/seri= al/8250/8250_aspeed_vuart.c index 6afa2f4057e1..2360d37139bf 100644 --- a/drivers/tty/serial/8250/8250_aspeed_vuart.c +++ b/drivers/tty/serial/8250/8250_aspeed_vuart.c @@ -32,6 +32,28 @@ #define ASPEED_VUART_DEFAULT_SIRQ 4 #define ASPEED_VUART_DEFAULT_SIRQ_POLARITY IRQ_TYPE_LEVEL_LOW =20 +#define ASPEED_SCU_SILICON_REVISION_ID 0x04 +#define AST2600A3_REVISION_ID 0x05030303 + +#define ASPEED_SCU_PCIE_CONF_CTRL 0xC20 +#define SCU_PCIE_CONF_BMC_DEV_EN BIT(8) +#define SCU_PCIE_CONF_BMC_DEV_EN_MMIO BIT(9) +#define SCU_PCIE_CONF_BMC_DEV_EN_MSI BIT(11) +#define SCU_PCIE_CONF_BMC_DEV_EN_IRQ BIT(13) +#define SCU_PCIE_CONF_BMC_DEV_EN_PCIE_BUS_MASTER BIT(14) +#define SCU_PCIE_CONF_BMC_DEV_EN_E2L BIT(15) +#define SCU_PCIE_CONF_BMC_DEV_EN_LPC_DECODE BIT(21) + +#define ASPEED_SCUC24 0xC24 +#define ASPEED_SCUC24_MSI_ROUTING_MASK GENMASK(11, 10) +#define ASPEED_SCUC24_MSI_ROUTING_PCIE2LPC_PCIDEV1 \ + FIELD_PREP(ASPEED_SCUC24_MSI_ROUTING_MASK, 2) +#define ASPEED_SCUC24_RESERVED_14 BIT(14) +#define ASPEED_SCUC24_PCIDEV1_INTX_MSI_SCU560_EN BIT(17) +#define ASPEED_SCUC24_PCIDEV1_INTX_MSI_HOST2BMC_EN BIT(18) + +#define ASPEED_SCU_BMC_DEV_CLASS 0xC68 + struct aspeed_vuart { struct device *dev; int line; @@ -412,6 +434,66 @@ static int aspeed_vuart_map_irq_polarity(u32 dt) } } =20 +static int aspeed_ast2600_vuart_over_pci_set_enabled(struct platform_devic= e *pdev) +{ + struct device *dev =3D &pdev->dev; + u32 silicon_revision_id; + struct regmap *scu; + int rc; + + u32 pcie_config_ctl =3D SCU_PCIE_CONF_BMC_DEV_EN_IRQ | + SCU_PCIE_CONF_BMC_DEV_EN_MMIO | + SCU_PCIE_CONF_BMC_DEV_EN_MSI | + SCU_PCIE_CONF_BMC_DEV_EN_PCIE_BUS_MASTER | + SCU_PCIE_CONF_BMC_DEV_EN_E2L | + SCU_PCIE_CONF_BMC_DEV_EN_LPC_DECODE | + SCU_PCIE_CONF_BMC_DEV_EN; + + scu =3D syscon_regmap_lookup_by_phandle(dev->of_node, "aspeed,scu-syscon"= ); + if (IS_ERR(scu)) { + dev_err(dev, "failed to find SCU regmap\n"); + return PTR_ERR(scu); + } + + /* update class code to be an Unassigned/device specific class device */ + if (regmap_write(scu, ASPEED_SCU_BMC_DEV_CLASS, 0xff000000)) { + dev_err(dev, "could not set PCIe class code\n"); + return -EIO; + } + + if (regmap_update_bits(scu, ASPEED_SCU_PCIE_CONF_CTRL, + pcie_config_ctl, pcie_config_ctl)) { + dev_err(dev, "could not set PCIe configuration\n"); + return -EIO; + } + + if (regmap_read(scu, ASPEED_SCU_SILICON_REVISION_ID, &silicon_revision_id= )) { + dev_err(dev, "could not read silicon revision\n"); + return -EIO; + } + + if (silicon_revision_id =3D=3D AST2600A3_REVISION_ID) + rc =3D regmap_update_bits(scu, ASPEED_SCUC24, + ASPEED_SCUC24_PCIDEV1_INTX_MSI_HOST2BMC_EN | + ASPEED_SCUC24_MSI_ROUTING_MASK, + ASPEED_SCUC24_PCIDEV1_INTX_MSI_HOST2BMC_EN | + ASPEED_SCUC24_MSI_ROUTING_PCIE2LPC_PCIDEV1); + else + rc =3D regmap_update_bits(scu, ASPEED_SCUC24, + ASPEED_SCUC24_PCIDEV1_INTX_MSI_SCU560_EN | + ASPEED_SCUC24_RESERVED_14 | + ASPEED_SCUC24_MSI_ROUTING_MASK, + ASPEED_SCUC24_PCIDEV1_INTX_MSI_SCU560_EN | + ASPEED_SCUC24_RESERVED_14 | + ASPEED_SCUC24_MSI_ROUTING_PCIE2LPC_PCIDEV1); + if (rc) { + dev_err(dev, "could not set PCI device 1 MSI interrupt routing\n"); + return -EIO; + } + + return 0; +} + static int aspeed_vuart_probe(struct platform_device *pdev) { struct of_phandle_args sirq_polarity_sense_args; @@ -540,6 +622,15 @@ static int aspeed_vuart_probe(struct platform_device *= pdev) aspeed_vuart_set_host_tx_discard(vuart, true); platform_set_drvdata(pdev, vuart); =20 + if (of_device_is_compatible(dev->of_node, "aspeed,ast2600-vuart") && + of_property_read_bool(dev->of_node, "aspeed,vuart-over-pci")) { + rc =3D aspeed_ast2600_vuart_over_pci_set_enabled(pdev); + if (rc < 0) { + dev_err_probe(dev, rc, "could not enable VUART over PCI\n"); + goto err_sysfs_remove; + } + } + return 0; =20 err_sysfs_remove: --=20 2.54.0 From nobody Mon Aug 24 05:25:42 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DFD3C4570F9 for ; Tue, 18 Aug 2026 10:31:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787049113; cv=none; b=hXiKeRfnjReUAZxaBf1prgjgp7wpUed6cxhlI5v8yYyZx+V9gFhzuVy2o/S8WtQG8ZpMeWkEgJydSbqf+kgsXeL9fqLGc+7EjdKaxMxtoz8Kwr3B2wTGeMeCVZqTdAzAMNpcihwG+Kd89HIFYwtx8aVh83rRzBP5MjdhdtBnSF0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787049113; c=relaxed/simple; bh=BnFI0sxOVtRNT7Mn5Fsdwv+qqDCZu4bvha8StYmJTj8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=njaOW4psVbl4M/dQvuyh56Dx9NzYmU6WJij7MlPi6SchB05TEUOoDG3qgvpEB48a2kWN9s84JF8u8jvw7PNwTGG5BmCcizeLvTTJzRNJfTV+ve6PTnyarrrrG2288Xrh5sMXxNimcnoZeH1kn3D+cqkjhJ9GL+7Kxi/7mDaXxcQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com; spf=pass smtp.mailfrom=9elements.com; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b=a7FqDMV7; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=9elements.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b="a7FqDMV7" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-49978908b35so33772585e9.0 for ; Tue, 18 Aug 2026 03:31:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=9elements.com; s=google; t=1787049109; x=1787653909; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=KU+bDqYU/O9Dr1Oo3XPL7kKeSTUBEiouuUJWuvT/yEQ=; b=a7FqDMV748a5tKViRv9dMygYJGVvvdQhkP9wmpsHBf8gu5nzRtCEfwpSOktrpHESDk wrhAZI0JM3edaJdriGeHfLafzGdtPLYddopYgyDL6pJpmP9ZorFbzVFXs2CxpbDgMlXs GjgObt55ENYrXwRbcV7LKZP1XKrjrc+TkDtqSjVHadbsibGdNm+WyorMC8YfYMrPmVEL 6M3SQ45ZBH4Klq8Smyi+igZ0riz2Gj67+9cxZUzzyoaeYlOJzb6Ms5LlIGh+J/OMmhnE sGhD36tr8MNEea+QZZ9eZB8567Rv4okkh3IRokyJVTjwbyIBgeOEqSmt6oq38olBsQYM tghA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787049109; x=1787653909; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=KU+bDqYU/O9Dr1Oo3XPL7kKeSTUBEiouuUJWuvT/yEQ=; b=WfYAdIEfWRTl2s3EuLwm3j8z8VHlyNFrc81ohIJihG26aseG6TyoVsDQE0vLzwbIf6 1cd4eWUP9Juw4lLa3XlXPARdG3C7MDRVDI2ut+Lp3VT30x771sfhXB7eyU+WmRLGv1cD bcZ8UkHmzLwiQ+I9AbWTF7D9BYBgpWTsiRXL8GsIeflVLKKavJM4T+M9CD8SX63u2/YN C5cwgPUsvOSEPydgGUMwyDzDCY7uec4ibowkCR+/6gQGpmYy8EcJHvTIJmWiEZ4NkwrN Bn2MSG2AkyfQPz9rKTK2BcVElRaD5m6SXprXpg7yAZZ5TYuLUtQF+7YdxmsUTF7zzWrM lkiQ== X-Gm-Message-State: AOJu0YzmQLFoD+HxQQc1pVBYtQR5FBloydvMiNSrwnA0pEKT9AvKjI6Y nhmSyiptCxyXSNpkkPkyG19ahUy5DAX1YVWnkeFDbi9v3L6V58eBi9cznKw85RwOnUY= X-Gm-Gg: AR+sD11JXIXeqmDZUtcvu69oDZqgSkjQWkYUxdr/IfDjGHqVArpNMpy3DO54nZHoziy 0JP84kns8x6pO2Gs3qcE+pXd35IDRZ+D5XhTFZs0FaH3e0BzoVZ4YHmbqqrXeM74IrPWn0XaWbm 6ck//c2xnYFXLkMKZzBpIc5NmWFKI6cU3WSbhTEAOZfkKFlv7gNR/JJzCgGS3SlthKpt4bS62Mj rgHonqxPy9pC5N0dSV1aRcK78k2MrMCKia3wk7pLGD35FvuCNrKdvRcFYI0lOxuiXR1eIVz4qzJ s8xn/Pkbl3wuwIk6wChJXkQhYIfv/MlY+uX1phDI3DVyHtvn+cCibwyrlx8+tAQvP+I+NFMyXcC TJi1+rr2uIdAS9c3k6KE6l78oBPDSGFrQc1JQJxk3o1n7SHaNQL1uDX7Q1jdejTYhU5yI5go7zR /iCwioNKwoue0vBAnXUcIoOepfXm20zVwUcmGtoka+BQQocEOQO6dRxsxPjVOT7b0LYBzMQovxm kqwpOyu0bO9Y+NHaE5dlbk2iH/sknKTmdya5+B9TLZZFvg/9ZGG3t2UFEC9 X-Received: by 2002:a05:600c:3b8f:b0:495:4491:b8c2 with SMTP id 5b1f17b1804b1-499906ce446mr411847085e9.3.1787049109066; Tue, 18 Aug 2026 03:31:49 -0700 (PDT) Received: from [127.0.0.2] ([188.111.3.154]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499960988c6sm246025575e9.0.2026.08.18.03.31.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 Aug 2026 03:31:48 -0700 (PDT) From: =?utf-8?q?Gr=C3=A9goire_Layet?= Date: Tue, 18 Aug 2026 10:29:17 +0000 Subject: [PATCH v6 4/6] mfd: aspeed-pci-core: add AST2600 PCIe BMC device driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260818-aspeed-driver-v6-v6-4-fd7cc0b338ea@9elements.com> References: <20260818-aspeed-driver-v6-v6-0-fd7cc0b338ea@9elements.com> In-Reply-To: <20260818-aspeed-driver-v6-v6-0-fd7cc0b338ea@9elements.com> To: Greg Kroah-Hartman , Jiri Slaby , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lubomir Rintel , devicetree@vger.kernel.org, Joel Stanley , Andrew Jeffery , Lee Jones , =?utf-8?q?Gr=C3=A9goire_Layet?= , Tan Siewert Cc: linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-aspeed@lists.ozlabs.org, mfd@lists.linux.dev, andrew@lunn.ch, jacky_chou@aspeedtech.com, yh_chung@aspeedtech.com, ninad@linux.ibm.com, anirudhsriniv@gmail.com, =?utf-8?q?Gr=C3=A9goire_Layet?= X-Mailer: b4 0.15.2 Add support for UART over PCIe between ASPEED AST2600 BMC and host. This is the host-side driver. Based on ASPEED 6.18 Kernel SDK and trimmed down and changed to MFD driver. The AST2600 has two 8250-compatible register set usable over PCIe. These act as two UARTs. As there is only a FIFO internally between both ends, they are called Virtual UARTs. This patch adds both VUARTs as plat_serial8250_port. This is the core driver in charge of setting up MSI interrupts. It doesn't bind the whole PCIe resource to allow each sub-driver to bind the needed addresses. This is not added as a PCI 8250 UART device, but as a MFD driver, as this host driver can be expanded upon for IPMI over KCS. It can also be used in the future for custom BMC<->host communication with shared memory and doorbell. This host module should be the entry point for setting up all features related to an AST2600 present on the PCI bus. Notes on the implementation: The host can't detect the VUART addresses, so they are forced to 0x3f8 and 0x2f8, as in the initial ASPEED driver. The MSI vector index of VUART2 has been changed from 15 to 17. The index 15 used in the initial driver was not working. Tested: Data path in both direction is tested on both VUARTs. Signed-off-by: Jacky Chou Signed-off-by: aspeedyh Signed-off-by: Gr=C3=A9goire Layet --- MAINTAINERS | 6 +++ drivers/mfd/Kconfig | 12 +++++ drivers/mfd/Makefile | 2 + drivers/mfd/aspeed-pci-core.c | 115 ++++++++++++++++++++++++++++++++++++++= ++++ 4 files changed, 135 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 562754f2d166..7ea6c7d4703e 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -4011,6 +4011,12 @@ S: Maintained F: Documentation/devicetree/bindings/crypto/aspeed,* F: drivers/crypto/aspeed/ =20 +ASPEED PCI BMC DEVICE DRIVER +M: Gr=C3=A9goire Layet +M: Tan Siewert +S: Maintained +F: drivers/mfd/aspeed-pci-core.c + ASPEED PECI CONTROLLER M: Iwona Winiarska L: linux-aspeed@lists.ozlabs.org (moderated for non-subscribers) diff --git a/drivers/mfd/Kconfig b/drivers/mfd/Kconfig index 763ce6a34782..dd780f72d169 100644 --- a/drivers/mfd/Kconfig +++ b/drivers/mfd/Kconfig @@ -2573,5 +2573,17 @@ config MFD_MAX7360 additional drivers must be enabled in order to use the functionality of the device. =20 +config MFD_ASPEED_PCI_BMC_DEVICE + tristate "ASPEED BMC PCIe device" + depends on PCI + select MFD_CORE + help + Host-side driver for the ASPEED AST2600 BMC PCIe device found on + BMC expansion cards. Exposes two 8250-compatible VUART + ports. + + If unsure, say N. Choose M here if this machine has an + AST2600-based BMC expansion card on its PCIe bus. + endmenu endif diff --git a/drivers/mfd/Makefile b/drivers/mfd/Makefile index dd4bb7e77c33..a364b1b5936b 100644 --- a/drivers/mfd/Makefile +++ b/drivers/mfd/Makefile @@ -303,3 +303,5 @@ obj-$(CONFIG_MFD_RSMU_SPI) +=3D rsmu_spi.o rsmu_core.o obj-$(CONFIG_MFD_UPBOARD_FPGA) +=3D upboard-fpga.o =20 obj-$(CONFIG_MFD_LOONGSON_SE) +=3D loongson-se.o + +obj-$(CONFIG_MFD_ASPEED_PCI_BMC_DEVICE) +=3D aspeed-pci-core.o diff --git a/drivers/mfd/aspeed-pci-core.c b/drivers/mfd/aspeed-pci-core.c new file mode 100644 index 000000000000..2f299955bc1b --- /dev/null +++ b/drivers/mfd/aspeed-pci-core.c @@ -0,0 +1,115 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +// Copyright (C) ASPEED Technology Inc. + +#include +#include +#include +#include +#include +#include +#include + +#define ASPEED_BMC_MULTI_MSI 32 +#define ASPEED_BMC_PCI_DEVICE_ID 0x2402 +#define ASPEED_BMC_REVISION_AST2700 0x27 +#define ASPEED_BMC_NR_VUART 2 + +#define DRIVER_NAME "ast2600-pci-core" + +static const unsigned int vuart_msi_index[ASPEED_BMC_NR_VUART] =3D { 16, 1= 7 }; +static const u16 vuart_port_addr[ASPEED_BMC_NR_VUART] =3D { 0x3f8, 0x2f8 }; + +static struct plat_serial8250_port aspeed_uart_port[ASPEED_BMC_NR_VUART + = 1] =3D { + { + .uartclk =3D 115200 * 16, + .iotype =3D UPIO_MEM32, + .type =3D PORT_16550A, + .flags =3D (UPF_IOREMAP | UPF_FIXED_PORT | UPF_FIXED_TYPE), + .regshift =3D 2 + }, + { + .uartclk =3D 115200 * 16, + .iotype =3D UPIO_MEM32, + .type =3D PORT_16550A, + .flags =3D (UPF_IOREMAP | UPF_FIXED_PORT | UPF_FIXED_TYPE), + .regshift =3D 2 + }, + { 0 } +}; + +static const struct mfd_cell aspeed_bmc_cell =3D { + .name =3D "serial8250", + .platform_data =3D aspeed_uart_port, + .pdata_size =3D sizeof(aspeed_uart_port), +}; + +static int aspeed_pci_bmc_device_setup_vuart(struct pci_dev *pdev) +{ + resource_size_t bar =3D pci_resource_start(pdev, 1); + unsigned int i; + + for (i =3D 0; i < ASPEED_BMC_NR_VUART; i++) { + aspeed_uart_port[i].mapbase =3D bar + (vuart_port_addr[i] << 2); + aspeed_uart_port[i].irq =3D pci_irq_vector(pdev, vuart_msi_index[i]); + } + + return 0; +} + +static void aspeed_bmc_pci_free_irqs(void *pdev) +{ + pci_free_irq_vectors(pdev); +} + +static int aspeed_pci_host_bmc_device_probe(struct pci_dev *pdev, + const struct pci_device_id *ent) +{ + struct device *dev =3D &pdev->dev; + int rc =3D 0; + + if (pdev->revision =3D=3D ASPEED_BMC_REVISION_AST2700) + return dev_err_probe(dev, -ENODEV, "AST2700 detected but not supported\n= "); + + rc =3D pcim_enable_device(pdev); + if (rc) + return dev_err_probe(dev, rc, "failed to enable device\n"); + + pci_set_master(pdev); + + rc =3D pci_alloc_irq_vectors(pdev, ASPEED_BMC_MULTI_MSI, ASPEED_BMC_MULTI= _MSI, PCI_IRQ_MSI); + if (rc < 0) + return dev_err_probe(dev, rc, "failed to allocate %d MSI vectors\n", + ASPEED_BMC_MULTI_MSI); + + rc =3D devm_add_action_or_reset(dev, aspeed_bmc_pci_free_irqs, pdev); + if (rc) + return rc; + + aspeed_pci_bmc_device_setup_vuart(pdev); + + return devm_mfd_add_devices(dev, PLATFORM_DEVID_AUTO, + &aspeed_bmc_cell, 1, &pdev->resource[1], + 0, NULL); +} + +static struct pci_device_id aspeed_bmc_dev_pci_ids[] =3D { + { PCI_DEVICE(PCI_VENDOR_ID_ASPEED, ASPEED_BMC_PCI_DEVICE_ID), + .class =3D PCI_CLASS_OTHERS << 16, + .class_mask =3D 0xFFFF00 + }, + { 0 } +}; + +MODULE_DEVICE_TABLE(pci, aspeed_bmc_dev_pci_ids); + +static struct pci_driver aspeed_host_bmc_dev_driver =3D { + .name =3D DRIVER_NAME, + .id_table =3D aspeed_bmc_dev_pci_ids, + .probe =3D aspeed_pci_host_bmc_device_probe, +}; + +module_pci_driver(aspeed_host_bmc_dev_driver); + +MODULE_AUTHOR("Gr=C3=A9goire Layet "); +MODULE_DESCRIPTION("Host-side driver for the ASPEED BMC PCIe device"); +MODULE_LICENSE("GPL"); --=20 2.54.0 From nobody Mon Aug 24 05:25:42 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CE1D04582F6 for ; Tue, 18 Aug 2026 10:31:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787049114; cv=none; b=dk6g1bangmTDoFDOOgSAdsCSQeXI5rGn7j06c0ZX6bIk4PKPNjC6kh888u6RYEWk7eGvzBKxqG5n6C4kk+ztqtmk/qLUK1OzXu2tvsV0p2FD696/k5wi3OLK4KK2zB8oevcNQxSbGPDGzGmYVvTtPCHcJLu2QHXjXIdkbMMS4aI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787049114; c=relaxed/simple; bh=vfIcMF/D8wcsUdtVGgWk0Xhn25+5CnrW+64Wkzh62KE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=OepXOcN55LBwNJ0DdgDPmAobLcV+FD+wLhnQaQVLGhARTblTuX3XNXY76lIvuCy7vinowS/G0gkuCNu4onlK9oYoAnBhDjNuuqSQDRJT3H3b+yY4JOC5SM9vFY+IJ80NExLPsc7BE7YXZ8uf47fDwjEt3CFCeRgqXcuYE+Tag0I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com; spf=pass smtp.mailfrom=9elements.com; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b=EtUXPzjt; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=9elements.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b="EtUXPzjt" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-4996f1ee4a4so36305315e9.2 for ; Tue, 18 Aug 2026 03:31:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=9elements.com; s=google; t=1787049111; x=1787653911; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=0US0ozN7L3SAjOKyepRf84tawF861oB4+zMdDmmleEw=; b=EtUXPzjtwE1VDazadATcDYmnLRL4zgYOA6wqGR5ckhuJCyJXTnK2/vQvImgK80j5OQ ZGUfohTyrfFGeApzUYgc1npPihJzjBdq9jKQgkgG1Kqofw7aqnjhOO+iu+19vbegIhSN I+ujT0lOKH0uU2A/BscDieZrKB4FLeruhWUbjLrh4K24jJ5BbMnAtRZeDyYaNQ1WClWU g4IFyF+wF5it/RgcPc0HmNV1ELRclikKOIcgV4TODpAL0Drt7HneeThA79qLDdRQiCcd p/Eno0UEblQsw9VQ1iCswDs7qKIAcZWNu/TRw1R1GZKcoLtSihZ4lrTzwNhfrc2AmcsL Z3Dg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787049111; x=1787653911; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=0US0ozN7L3SAjOKyepRf84tawF861oB4+zMdDmmleEw=; b=OMYEbC4y4o4lf8eKKQZBh5/9JLEwqtgF2vchYTvecudhyjXfQT3e+XanxglpkoF1CL 5Mn29P+TZ6w4icRY1f/rvCH9VjHbM8rL1y3+osUmNOmV77T21NpnFHfPzSuv0f/PfoXw B7ChpqSb17XNgETBUqCluGO1pLSC4uN5AKqPzcWYjJEUVy/9iCHhmIdApqO80py/8nbH bym1eBRQo8F3kD/PYxemfY8nlRaGnbHml01BvnTnT+c0fwTwiuRFQaBKMAXI0Vud3zso V2p0tfoyE9TNKGiyDqT+PDQ3iTNhMWgBiuV6Y0cIag5KDQ0Ddw62feq9eim2eXWwgrqF 2CMA== X-Gm-Message-State: AOJu0YyWVm8MbKPfPn61EoF1+POZd7tmdbOeSYmCtJU+1t79Uc1uD5U8 khpt9QdjuCvDOkoUI5DSMCs0o0UM30RnbuGKlWdL0PyWYe0kdUa1520l/JbE2wBfCgw= X-Gm-Gg: AR+sD11jk6DpGRcJ71w3tWpdkagVsHEnOP3kPZkvbVvWhrU0hqDvMi1mKyhw4G4VbXA BDg+VBkdU/whkRUvc6iHW+lE2po2jvkK2NWxnC9WazxrY8e8ww8eEMf4Qv0l+p4oaYTCi1wy+rP 6UbZFmJKY+L1HKXWcq89v2ZeuRRrqHp6syvyoCriHzITAIAlQbXNKC4XoQAefDVF6eA/Xha5Rih ItRzjzIz5Jc4DqZD5wkJSdvRoLz2VmVqH5N02fyjkMuJh+hHvZT0YLY6qEMstn4esmFOV0JZEGl 0CC37uubh1VlBJI9rijy0OiU2YPHFmNSv8rdZnaijL+sr4tEpy+5IJAzYQCJnosTJGbxlZyo0AQ 4My/MXw6/HkJqs7C9X3gaC+RVf4xX+wkFSERkePGRy/zq8FD2xTUfATCZ1o2zhqzUdJKI0DYTXW bEMkxVevKhsARkaO0fU++slgT7aqd3R4DgjmFbhccoe4qffNAh9QUuFm+Rx5BBfP2csVkuM7sVW bDPlWEBTOYEHGB8vDgJl6xjtwCwMEBbJrg5E8MTDoxbS6OFnXgL81BrsYLw X-Received: by 2002:a05:600c:1d27:b0:493:e451:a9e1 with SMTP id 5b1f17b1804b1-4999fae4e89mr107830385e9.2.1787049110979; Tue, 18 Aug 2026 03:31:50 -0700 (PDT) Received: from [127.0.0.2] ([188.111.3.154]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499960988c6sm246025575e9.0.2026.08.18.03.31.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 Aug 2026 03:31:50 -0700 (PDT) From: =?utf-8?q?Gr=C3=A9goire_Layet?= Date: Tue, 18 Aug 2026 10:29:18 +0000 Subject: [PATCH v6 5/6] ARM: dts: aspeed: g6: Change vuart compatible string for ast2600 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260818-aspeed-driver-v6-v6-5-fd7cc0b338ea@9elements.com> References: <20260818-aspeed-driver-v6-v6-0-fd7cc0b338ea@9elements.com> In-Reply-To: <20260818-aspeed-driver-v6-v6-0-fd7cc0b338ea@9elements.com> To: Greg Kroah-Hartman , Jiri Slaby , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lubomir Rintel , devicetree@vger.kernel.org, Joel Stanley , Andrew Jeffery , Lee Jones , =?utf-8?q?Gr=C3=A9goire_Layet?= , Tan Siewert Cc: linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-aspeed@lists.ozlabs.org, mfd@lists.linux.dev, andrew@lunn.ch, jacky_chou@aspeedtech.com, yh_chung@aspeedtech.com, ninad@linux.ibm.com, anirudhsriniv@gmail.com, =?utf-8?q?Gr=C3=A9goire_Layet?= X-Mailer: b4 0.15.2 Use the ast2600 compatible string. Make it more precise and enable specific ast2600 properties. Still use the ast2500 compatible string as a fallback. Reviewed-by: Tan Siewert Signed-off-by: Gr=C3=A9goire Layet --- arch/arm/boot/dts/aspeed/aspeed-g6.dtsi | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) diff --git a/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi b/arch/arm/boot/dts/as= peed/aspeed-g6.dtsi index edf4b74f5aba..c952e2075b4c 100644 --- a/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi +++ b/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi @@ -707,7 +707,7 @@ emmc: sdhci@1e750100 { }; =20 vuart1: serial@1e787000 { - compatible =3D "aspeed,ast2500-vuart"; + compatible =3D "aspeed,ast2600-vuart", "aspeed,ast2500-vuart"; reg =3D <0x1e787000 0x40>; reg-shift =3D <2>; interrupts =3D ; @@ -717,7 +717,7 @@ vuart1: serial@1e787000 { }; =20 vuart3: serial@1e787800 { - compatible =3D "aspeed,ast2500-vuart"; + compatible =3D "aspeed,ast2600-vuart", "aspeed,ast2500-vuart"; reg =3D <0x1e787800 0x40>; reg-shift =3D <2>; interrupts =3D ; @@ -727,7 +727,7 @@ vuart3: serial@1e787800 { }; =20 vuart2: serial@1e788000 { - compatible =3D "aspeed,ast2500-vuart"; + compatible =3D "aspeed,ast2600-vuart", "aspeed,ast2500-vuart"; reg =3D <0x1e788000 0x40>; reg-shift =3D <2>; interrupts =3D ; @@ -737,7 +737,7 @@ vuart2: serial@1e788000 { }; =20 vuart4: serial@1e788800 { - compatible =3D "aspeed,ast2500-vuart"; + compatible =3D "aspeed,ast2600-vuart", "aspeed,ast2500-vuart"; reg =3D <0x1e788800 0x40>; reg-shift =3D <2>; interrupts =3D ; --=20 2.54.0 From nobody Mon Aug 24 05:25:42 2026 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BD50A45A2B6 for ; Tue, 18 Aug 2026 10:31:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787049116; cv=none; b=bt9hXRFgkpeHD0d1sg74XdggQHqU93GQ/wxwUf7Wh27k5Zl6clqLnJ993qvjLcYuMkAeBQK7p9aNz2ztHqkyKSpQ+/4qFVv0MhLMznBbPWbH2H84Sj4yeFhZHhBb3HcM867//2V/btYj71Ns0ir9Q0Rr3s2Rf+hqNoXCCWDMgLo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787049116; c=relaxed/simple; bh=JlXervBrap08oWjRy8YgJzXZgsiOFuEaToTks1m1ZUc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=C6kth1SdxMcf3aotxVpfEfTWoc+0rHCUKKbT9TKtTGqNK42byAYe59HoDoCZIRi1Q1Q/h4i3J1dB/EDI2l9L/8vwYREIL5REY8lEr1UrW4Kvd56vZfNBzt3/beMuC72G2H6mu7K5lRGoP+HFe7BrC49aCiPP82xMWYR2Lv/qOko= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com; spf=pass smtp.mailfrom=9elements.com; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b=NtGRzWCW; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=9elements.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b="NtGRzWCW" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-49802c418b5so48114595e9.1 for ; Tue, 18 Aug 2026 03:31:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=9elements.com; s=google; t=1787049113; x=1787653913; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=shnIdCEg5h/jv9ES3TNBugMx2+hKBHKqFcN0Zurfu98=; b=NtGRzWCW9O3KZ073Oi/lSaVXY8/kIQvPsWUTNgtb1Y8LEL+rLTjhSknZege1rNdX3X 9RgWiNhPhLxUfosQlFuIH6D47kh7dNH9bDOm/ei1zN/8yrrGtAcmSXyXefFCrWwGdMWI 5DdHc1phNt+ti0HI5czmdEnhc6WLV3cAyQeHw8Z+U6IN+x+t4qcBjNPCOvtYseFYvSsF hEdHeWKbEovBZiopMGGEPfoyNixXR1+vMlq7O6injQXQcoMkoooPOWvBhfVoVlgTwISw gHiJu4FLveJ4gnr0rtxPNIRIs3O7rXqHz4DSYO0veQ26sjvsQs3iZRAzY020pIvE/bAJ hJpA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787049113; x=1787653913; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=shnIdCEg5h/jv9ES3TNBugMx2+hKBHKqFcN0Zurfu98=; b=To1qV5qm3DZG/wbpQsuRj2oyNXIPWcyB9f7QtKK6NqAiAt0ZteJIsgFG5yr36wuXfk 0mD6RWwDdwWj9oTcg1RaiUIX0Key4+X4kxzWwGIiEPnlvD0ovEkJwfbX4cgX4R/FN+5a d8tncJTzEQBu6Q+DFtJizU/JiBClPYe70hhWc23ASyLbXmTL9KEi+Lwoukgx6hReBX42 Kkyx/4EYdJSQ9RcMYCWav83zk8rdf89ZD0VQy3kJadWMat5/g4GE7aVPDUeOLHbx18dv +EBkhQDtddnZhfR2tnqLwIZTIXsz1iB2DhfFYrBC65JKkofH7DkS/apObppoBUdxM5nQ WWoQ== X-Gm-Message-State: AOJu0Yyt7b2Ehnywf52rAB0v+ITv0dAw25eqJCU/pUVKkPM76Gji85O+ zsH4mPaGmsudargyZ+WXx6/FRo1PXv1Fq+yN5vyq/6x/fRW+HRtqFRNPscrqH/04nj8= X-Gm-Gg: AR+sD12pbU/TkDmzGGLO544Qc4kk8tPN7joRlKS/cGiZYK1nQs1ebwiHhiO835Fjmtu kOyrbsXUhdv9MdviMFvFDJ/wS1m5tklSmue5uCBNLSuczn31yQalaowhGlTnJwmNH9MbKwGCGby sHDSNOzvIE683/r5y519EJVj2HAX/9eAnRUqlP+YYI256LtyuKdWuDcQtMJRC1eKpnJW9Yn4Flz qgMqEbYGjACgUC7Vn6ONDb7srRsP847uPq/Omda+I00I/b7P2WCXQkUnnGDI6OO9CPofiFs/kXu KFnzeo0LOtgeZoAsq+JgQzI3+HEEFjbHxOpfsu+i0EsKbDJExnaUekbUIMjjPAB5NFdvRYZ143E mquSu6dxdBkl4vjgxe6dvRAfSCGJ8encMszhHI908iZnDsri3iMpA8+ZQyjukWbGlCbfiQ/BQ2+ R98O5bs0Aarvc6zwM0CA0GU4sBS/ZMI1LsXg+8iNsT3ZOG0cdztp+wmPvXKbxiv5fUSRguYydGZ Y+Wwblcjp9ny9tLQjSDsOeqVVkc7+iJDw9v9kpMVruLfKYoqJjn8386nMAH X-Received: by 2002:a05:600c:12d3:b0:495:4d88:e630 with SMTP id 5b1f17b1804b1-49987980889mr317588565e9.10.1787049113006; Tue, 18 Aug 2026 03:31:53 -0700 (PDT) Received: from [127.0.0.2] ([188.111.3.154]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499960988c6sm246025575e9.0.2026.08.18.03.31.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 Aug 2026 03:31:52 -0700 (PDT) From: =?utf-8?q?Gr=C3=A9goire_Layet?= Date: Tue, 18 Aug 2026 10:29:19 +0000 Subject: [PATCH v6 6/6] ARM: dts: aspeed: g6: add aspeed,vuart-over-pci prop to vuart3 and 4 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260818-aspeed-driver-v6-v6-6-fd7cc0b338ea@9elements.com> References: <20260818-aspeed-driver-v6-v6-0-fd7cc0b338ea@9elements.com> In-Reply-To: <20260818-aspeed-driver-v6-v6-0-fd7cc0b338ea@9elements.com> To: Greg Kroah-Hartman , Jiri Slaby , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lubomir Rintel , devicetree@vger.kernel.org, Joel Stanley , Andrew Jeffery , Lee Jones , =?utf-8?q?Gr=C3=A9goire_Layet?= , Tan Siewert Cc: linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-aspeed@lists.ozlabs.org, mfd@lists.linux.dev, andrew@lunn.ch, jacky_chou@aspeedtech.com, yh_chung@aspeedtech.com, ninad@linux.ibm.com, anirudhsriniv@gmail.com, =?utf-8?q?Gr=C3=A9goire_Layet?= X-Mailer: b4 0.15.2 The VUART 3 and 4 are VUART over PCI. Set this flag to indicate this information. Also set the scu-syscon phandle. Added lines are compliant with dt-style strict mode Signed-off-by: Gr=C3=A9goire Layet --- arch/arm/boot/dts/aspeed/aspeed-g6.dtsi | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi b/arch/arm/boot/dts/as= peed/aspeed-g6.dtsi index c952e2075b4c..61cdca0b3ed7 100644 --- a/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi +++ b/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi @@ -723,6 +723,9 @@ vuart3: serial@1e787800 { interrupts =3D ; clocks =3D <&syscon ASPEED_CLK_APB2>; no-loopback-test; + aspeed,scu-syscon =3D <&syscon>; + aspeed,vuart-over-pci; + status =3D "disabled"; }; =20 @@ -743,6 +746,9 @@ vuart4: serial@1e788800 { interrupts =3D ; clocks =3D <&syscon ASPEED_CLK_APB2>; no-loopback-test; + aspeed,scu-syscon =3D <&syscon>; + aspeed,vuart-over-pci; + status =3D "disabled"; }; =20 --=20 2.54.0