From nobody Mon Sep 28 23:12:45 2026 Received: from mail-pl1-f171.google.com (mail-pl1-f171.google.com [209.85.214.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E617738F927 for ; Sat, 15 Aug 2026 22:23:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786832625; cv=none; b=imo0JXz+OHIR75gp5n6nmAIAPcZs4pfAJHpJ/4WkEYS1HPeg6+MQi69lk8fGYpzbfYD+Uv2WnUBD7JAHb31tbWAONTi8KDHUmlDLW1Vjk0nARVJlVVHsQyQgs63oIhxPVbsNBKXTbtpnCXfQ/u7RBtJCuae1htnpSdQpC+iYkqc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786832625; c=relaxed/simple; bh=YnPAhvKumj4atfxnTtYZIxnxE4cgoSSko47sbyyrNKo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=LAl1gKoH/XJdO+488w9TvTjleXMNXVqWqr2xwS4Z7e06EWD/WhnlDWbkvaOX/QC12GosuqTJyDn/vLm978D8qMy3V0Ya1qikVSoopCFpf4uVCp7DQK1PzbQodrv4z/P8T2pbEPHCcBZY8EwfeeuPLbw24JRFHKDSo3Hd0350xgw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=a9aYm7RL; arc=none smtp.client-ip=209.85.214.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="a9aYm7RL" Received: by mail-pl1-f171.google.com with SMTP id d9443c01a7336-2cffd93cdedso3714475ad.3 for ; Sat, 15 Aug 2026 15:23:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1786832623; x=1787437423; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=6UcQAFNMp0s8CtBgoNyZRn65WXgc7JFZ2TpQaiFv/yM=; b=a9aYm7RLwBLFvh6zrFHvBawObJjSFmv2kh1qSvp/HPffgoQ5eND6gad5W1YPNcFbI0 q5wiHKLzxQG/pPmST0ajtgdWGN50R4l8FnFa2o+E+h3xHvAjJtVhZdZR2bspEZSCyjvl 7FxSRSqVc7IHwi0UAQ/92fPFUXgvS4eexjIv9ROzZFjcu16PFzkQuX6y85euOLa7Q3K2 Dh6oLAO0PpQYZzLwxzsq0aiKIhD7aoFvyw5FMaiuRhOtRPFptp3v0qwB0GWO5Ms9HSi0 8an7DwTmqI/HSM2B+QSLWnbmyAwaQvouYGvBwyBlYWnQx3GYzOyMz6A0KYkRLRLgK92C HWTQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786832623; x=1787437423; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=6UcQAFNMp0s8CtBgoNyZRn65WXgc7JFZ2TpQaiFv/yM=; b=c24jzUs/BK8EtrN1jV4mReTfFmx+3a1HiusKPxY/mnKQAjTsCa4c3ITyiCK7sy9zVL j+zr+vq9nzhgvSkyHEIpjs0Pr0QFzzFdEMVuupfWAdcs/RHFxVSw14GI/bj7+j4FcvQo uUscskNlzUJx4TAfRNqn3Bg+eAjyqj86ldHV9N351J2G7yxRL2K3bFmMigm+RwUpOueK DYSqyRlMIHybbVVeUDHLJNHFN8j7pO0nHGZII8FG7JWpSXv1/suQxhme5BAtlZRP9xKp +eSIXrILByB24DAQIxeNQIjCyxl1yvM8Xj3vvNB3gzIoXyzVdCnUrEvLNcIXLuXBh9EH Xrtg== X-Forwarded-Encrypted: i=1; AHgh+RoCE61s2eOu+922UCdpt3bMdXHj2GXrcOUwEdxWfqzkSI2OIyeOKxaM6GL5Oa9Mz9wJr4P4PSdBIcGWDJQ=@vger.kernel.org X-Gm-Message-State: AOJu0YwQB9vChF1RdOYg0mDb6J5TZZw2VH9/DGAS3cqeBdiuVlNh5oij XC133feMX6qbiVzoUa9uzAcTQ18n6nd81W8kz9v56PBGXTz6ynL6THfq X-Gm-Gg: AR+sD12u8x350Xgsk7u7THjhd5lnM1jYOTSsI8oVUH/qJs21JAqCiUSVGH0aFXDCy2V a469Wa4xvzsLw8u7PuLlo4MTTigSFp3x1zHIttAxLXOCEGzeQCFTQ0r400bNifNWB6sKg7i8dI3 ctsrGuDfFNdSSL4GfnEFkIX8k66lBUBBu74iLfMFeGVDbZ64gRKNRTFOYn4DmQAJMkw9uYwEXFk kF7SKg4QchK6n8Hshk3NWwaviuR3RJ+zf0ASs7mm7VyRZ3MAiLg4fT4qMHtOYdCdmTqc77Ucv0I eDt5tRCDH3dShj67C0llGNFe8u6VkVC6GwsfZMZ8K520adkW5vGoHibrfeUyWe1p0VIfLDDx7UK WNxitSorzLgiHoScbN8qzJwL0jTHkqDYtbn2gM8uhyO3khqLtRisJzfsU2MgWXVs0dnPJo+h+tQ wviNSIVzz/GkuFDCobuUO9hfjMW3I/T3pQJWYSEaxKNz7HencPhpTTD7Yi465fzqvfqJ3arfMY X-Received: by 2002:a17:90b:164b:b0:38e:76f8:fcbb with SMTP id 98e67ed59e1d1-3933b95a6b0mr12111918a91.4.1786832623309; Sat, 15 Aug 2026 15:23:43 -0700 (PDT) Received: from [10.112.173.252] ([2409:40c2:505d:7e1:7f19:edf4:38f3:dccf]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1413887ee70sm23418743c88.11.2026.08.15.15.23.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 15 Aug 2026 15:23:42 -0700 (PDT) From: Bhargav Joshi Date: Sun, 16 Aug 2026 03:53:06 +0530 Subject: [PATCH v2 1/2] ARM: dts: ti: keystone-k2l: Rename ti,davinci-spi-num-cs to num-cs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260816-ti-davinci-spi-v2-1-6c6f5171422b@gmail.com> References: <20260816-ti-davinci-spi-v2-0-6c6f5171422b@gmail.com> In-Reply-To: <20260816-ti-davinci-spi-v2-0-6c6f5171422b@gmail.com> To: Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Nishanth Menon , Santosh Shilimkar Cc: linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, goledhruva@gmail.com, m-chawdhry@ti.com, daniel.baluta@gmail.com, simona.toaca@nxp.com, j.bhargav.u@gmail.com X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1786832597; l=1081; i=j.bhargav.u@gmail.com; h=from:subject:message-id; bh=YnPAhvKumj4atfxnTtYZIxnxE4cgoSSko47sbyyrNKo=; b=eUJRkOmM9J44+BfxeeQjWmUSj8QETnGffAkkYLH7eU1JaLePYeFUhG++B8x/TItTPVrbJlEGW T8gQz6jKExcA89Im/+SqtjNeqgU5QHhQ9J4N7XodfT1Ch/7uUzpmf4D X-Developer-Key: i=j.bhargav.u@gmail.com; a=ed25519; pk=IqNDwUZKECEA+n8wXctFLBbYL9NhFstZNbOznm/nX1k= Property ti,davinci-spi-num-cs is present in the SPI nodes of keystone-k2l.dtsi, but it has never been documented in the bindings or matched by driver. Driver relies on standard num-cs property instead. Use standard property num-cs instad of davinci-spi-num-cs. Signed-off-by: Bhargav Joshi Reviewed-by: Dhruva Gole --- arch/arm/boot/dts/ti/keystone/keystone-k2l.dtsi | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm/boot/dts/ti/keystone/keystone-k2l.dtsi b/arch/arm/boo= t/dts/ti/keystone/keystone-k2l.dtsi index 330b437b667f..39a846d7f8a4 100644 --- a/arch/arm/boot/dts/ti/keystone/keystone-k2l.dtsi +++ b/arch/arm/boot/dts/ti/keystone/keystone-k2l.dtsi @@ -401,15 +401,15 @@ mdio: mdio@26200f00 { }; =20 &spi0 { - ti,davinci-spi-num-cs =3D <5>; + num-cs =3D <5>; }; =20 &spi1 { - ti,davinci-spi-num-cs =3D <3>; + num-cs =3D <3>; }; =20 &spi2 { - ti,davinci-spi-num-cs =3D <5>; + num-cs =3D <5>; /* Pin muxed. Enabled and configured by Bootloader */ status =3D "disabled"; }; --=20 2.55.0 From nobody Mon Sep 28 23:12:45 2026 Received: from mail-pl1-f174.google.com (mail-pl1-f174.google.com [209.85.214.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4F4C738F927 for ; Sat, 15 Aug 2026 22:23:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786832639; cv=none; b=nc5dEIuMzRgqizBiI9i2P4oLtVIl4/8vj/nzl7x/gR5gPjrfqe6WZZWA3xSw7ieSNBu+9t+oTSvtt30jUpPkbL18J7HyHTDoAlriWFIKNb0fm2zIF6LIxvJ/QstS8xkbc8X2DtfFLVXp6KVMrY4s7K/rIB5LBM+YzWxSL/8tcdk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786832639; c=relaxed/simple; bh=f3z4tUdDirq5sDKwKoVem1lY6Oky14pxzZgIG/MI7Pk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Qah5q/IExWacjxrUlsHnHt5ugCYnfOwFYt1kSk4ov5tX6Y6MAbm7n+J03y7euqLpt7w7azjTokQCXYYXhRDO2U4ALv+GHPMXZKFecAWBNOGpjJGNwurtqFBxtN97Rd/EZVXAgSzhDaDhdTvlS9qH27D0+hLbTmIgNLwuKHH2b/w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=a3L9tXQK; arc=none smtp.client-ip=209.85.214.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="a3L9tXQK" Received: by mail-pl1-f174.google.com with SMTP id d9443c01a7336-2cf110997efso6502615ad.2 for ; Sat, 15 Aug 2026 15:23:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1786832635; x=1787437435; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=aFCP5pgNdsdbxR6gyTPAp2DqZqh02hluhwCuSUFMKdY=; b=a3L9tXQKHdZuxKAXvkM7WF8Ub6+qsJBPQYThHa9UrH5Ak7elpUpVio1yhMWvEfFU7S I9+FygZ+0lHlqgVsp4RPooNYFsTwzw66Iqjmyd+paKtCimn3uc0PNS0NofBnc4ZWDQa0 qs1k2bdXtEtuJBcs0syjBJWZgoXlw6dQdOwJmw4/CQTxYucGFnj3gqd4OYy07Na+KWO1 1Kzpn1B4cvUja+uLw+q5z+C13YaxFAINIF+Frl/TiRDDvRXc7GHAY1cxCBdOt5O08UDY Rxo7PNT3v/Nz6yKXbvOOZsWU95yPGqrKUl+Gsj1usIeoiy4Z3DrS4efCUx5CyR/ZL7SI OA1Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786832635; x=1787437435; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=aFCP5pgNdsdbxR6gyTPAp2DqZqh02hluhwCuSUFMKdY=; b=mstdKqmleVLNrbYKPz21+70XBPpSGf7jbhfsYTpwwdNyRSxYGEPtVJbZf1/eST4y8G qipftdzXNXwdzpm1ai9xOuElCaIfwBUfsjhzz5nGs3YRGRTEgMXjrcFxr0ycmmS4UxYD 3SRC62i13cAOGp9uKMCuIYCDk6mlTRIsHFK1Z+PmU0N1GAUGiNxijy4XElnII0M4pI73 fKN4mlOagBKeOy7ZfCup9lX9Bsjfj2FT3RBD4YG74lgVt9RFodkF/M23XMh4FsLI7mRk cbwQ930ejELi5HkT8SBrn9zRVyEBduuM5cueUQFHU7sDvAH+1bvRO31sPFXt+5Fg43gb W2Xg== X-Forwarded-Encrypted: i=1; AHgh+RoFsJOxzgRQ9gwwUrSfnDMPjZxQJISKxOMyxIR5TTsVLgqpxN4y4F+K9c3t5NH/HhEO7eU1HakLEehHVrs=@vger.kernel.org X-Gm-Message-State: AOJu0Yx4CzIya5hEMCOQIhLvLJlhxEB8v9PHnkUWQL+w5gC4Z0jS1jwl 6U9U2S9wZ2VktVENRFi94AYkVAnKw2MgR4+AXZL2WHVxuFz5FNxuvyVx X-Gm-Gg: AR+sD11DuT5LFEoHVDSEluYPie7Lxa07NZbB9KvDr4aLJr/A4W84RfCKIjORG7WeA9p FyK+JCdBnv/VUefDTeochTZdB7uJFLEJiY5XVwEybua69X4MYENcrH4SLO3lMy2BcFMVz2AdZDf mEePAJk8qhWjwSF/WLCg/QPUvMb+mxGtIvZyZK8F1wOdmlFTNgio84IhF3LvJGkdLYoQBaT5Zta 46edXM98Z9gHCD9nNulyrHsSpTnbalUOPrg6HphfKgwrwZb33FXj+3yPt2oIpCjQT85qorrWJfO YnWk4YK7hoQLieJBFo6d8NdohLwbO7uwfVMJgFfTKbCcDKTjd798uJq015H8xihN6DAItjCOwb1 ZHHg5asnES2jB0Remn1qqCzDsBnHS1374WZKKRs6pM9QlRdN5SCWKaZXWcrmsTtcvuANtHY/rG7 iJoULLw4ahvj0SYKErtZpDNYRdMiW1YoQw9QchCtFkW83DoJ/9TLAaQLoO9jxhCucVHAC1K88z X-Received: by 2002:a05:6a20:a128:b0:3c3:a491:cd10 with SMTP id adf61e73a8af0-3cc71946d9bmr11538830637.1.1786832635481; Sat, 15 Aug 2026 15:23:55 -0700 (PDT) Received: from [10.112.173.252] ([2409:40c2:505d:7e1:7f19:edf4:38f3:dccf]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1413887ee70sm23418743c88.11.2026.08.15.15.23.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 15 Aug 2026 15:23:55 -0700 (PDT) From: Bhargav Joshi Date: Sun, 16 Aug 2026 03:53:07 +0530 Subject: [PATCH v2 2/2] dt-bindings: spi: ti,davinci-spi: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260816-ti-davinci-spi-v2-2-6c6f5171422b@gmail.com> References: <20260816-ti-davinci-spi-v2-0-6c6f5171422b@gmail.com> In-Reply-To: <20260816-ti-davinci-spi-v2-0-6c6f5171422b@gmail.com> To: Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Nishanth Menon , Santosh Shilimkar Cc: linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, goledhruva@gmail.com, m-chawdhry@ti.com, daniel.baluta@gmail.com, simona.toaca@nxp.com, j.bhargav.u@gmail.com X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1786832597; l=9646; i=j.bhargav.u@gmail.com; h=from:subject:message-id; bh=f3z4tUdDirq5sDKwKoVem1lY6Oky14pxzZgIG/MI7Pk=; b=xbEU4mUY3sUQgDdVaE4haghuDPeobB4qu2Giv5hSRoZVbhrSxmTembSMxFHS3ZDkQGHjaN/KO aQ0LNdYh/vEDui6Z2xDPQjhfMANgbw9WLRwmRCmxaA7hQK2m7cuhgnS X-Developer-Key: i=j.bhargav.u@gmail.com; a=ed25519; pk=IqNDwUZKECEA+n8wXctFLBbYL9NhFstZNbOznm/nX1k= Convert the TI DaVinci/Keystone SPI controller binding from text format to DT schema. Changes during the conversion: - Create a separate ti,davinci-spi-peripheral-props.yaml schema to properly define the ti,spi-wdelay peripheral property. - Add missing dmas and dma-names properties. - Add constraints to ti,spi-wdelay based on the 6-bit width of the SPIFMTn.WDELAY hardware register field. Signed-off-by: Bhargav Joshi --- .../devicetree/bindings/spi/spi-davinci.txt | 100 ----------------- .../bindings/spi/spi-peripheral-props.yaml | 1 + .../spi/ti,davinci-spi-peripheral-props.yaml | 25 +++++ .../devicetree/bindings/spi/ti,davinci-spi.yaml | 118 +++++++++++++++++= ++++ 4 files changed, 144 insertions(+), 100 deletions(-) diff --git a/Documentation/devicetree/bindings/spi/spi-davinci.txt b/Docume= ntation/devicetree/bindings/spi/spi-davinci.txt deleted file mode 100644 index f012888656ec..000000000000 --- a/Documentation/devicetree/bindings/spi/spi-davinci.txt +++ /dev/null @@ -1,100 +0,0 @@ -Davinci SPI controller device bindings - -Links on DM: -Keystone 2 - https://www.ti.com/lit/ug/sprugp2a/sprugp2a.pdf -dm644x - https://www.ti.com/lit/ug/sprue32a/sprue32a.pdf -OMAP-L138/da830 - http://www.ti.com/lit/ug/spruh77a/spruh77a.pdf - -Required properties: -- #address-cells: number of cells required to define a chip select - address on the SPI bus. Should be set to 1. -- #size-cells: should be zero. -- compatible: - - "ti,dm6441-spi" for SPI used similar to that on DM644x SoC family - - "ti,da830-spi" for SPI used similar to that on DA8xx SoC family - - "ti,keystone-spi" for SPI used similar to that on Keystone2 SoC - family -- reg: Offset and length of SPI controller register space -- num-cs: Number of chip selects. This includes internal as well as - GPIO chip selects. -- ti,davinci-spi-intr-line: interrupt line used to connect the SPI - IP to the interrupt controller within the SoC. Possible values - are 0 and 1. Manual says one of the two possible interrupt - lines can be tied to the interrupt controller. Set this - based on a specific SoC configuration. -- interrupts: interrupt number mapped to CPU. -- clocks: spi clk phandle - For 66AK2G this property should be set per binding, - Documentation/devicetree/bindings/clock/ti,sci-clk.yaml - -SoC-specific Required Properties: - -The following are mandatory properties for Keystone 2 66AK2G SoCs only: - -- power-domains: Should contain a phandle to a PM domain provider node - and an args specifier containing the SPI device id - value. This property is as per the binding, - -Optional: -- cs-gpios: gpio chip selects - For example to have 3 internal CS and 2 GPIO CS, user could define - cs-gpios =3D <0>, <0>, <0>, <&gpio1 30 0>, <&gpio1 31 0>; - where first three are internal CS and last two are GPIO CS. - -Optional properties for slave devices: -SPI slave nodes can contain the following properties. -Not all SPI Peripherals from Texas Instruments support this. -Please check SPI peripheral documentation for a device before using these. - -- ti,spi-wdelay : delay between transmission of words - (SPIFMTn.WDELAY, SPIDAT1.WDEL) must be specified in number of SPI module - clock periods. - - delay =3D WDELAY * SPI_module_clock_period + 2 * SPI_module_clock_period - -Below is timing diagram which shows functional meaning of -"ti,spi-wdelay" parameter. - - +-+ +-+ +-+ +-+ +-+ +-+ +-+ +-+ -SPI_CLK | | | | | | | | | | | | | | | | - +----------+ +-+ +-+ +-+ +-+ +---------------------------+ +-+ +-+ +- - -SPI_SOMI/SIMO+-----------------+ +----------- - +----------+ word1 +---------------------------+word2 - +-----------------+ +----------- - WDELAY - <--------------------------> - -Example of a NOR flash slave device (n25q032) connected to DaVinci -SPI controller device over the SPI bus. - -spi0:spi@20bf0000 { - #address-cells =3D <1>; - #size-cells =3D <0>; - compatible =3D "ti,dm6446-spi"; - reg =3D <0x20BF0000 0x1000>; - num-cs =3D <4>; - ti,davinci-spi-intr-line =3D <0>; - interrupts =3D <338>; - clocks =3D <&clkspi>; - - flash: flash@0 { - #address-cells =3D <1>; - #size-cells =3D <1>; - compatible =3D "st,m25p32"; - spi-max-frequency =3D <25000000>; - reg =3D <0>; - ti,spi-wdelay =3D <8>; - - partition@0 { - label =3D "u-boot-spl"; - reg =3D <0x0 0x80000>; - read-only; - }; - - partition@1 { - label =3D "test"; - reg =3D <0x80000 0x380000>; - }; - }; -}; diff --git a/Documentation/devicetree/bindings/spi/spi-peripheral-props.yam= l b/Documentation/devicetree/bindings/spi/spi-peripheral-props.yaml index 880a9f624566..cb5d608998e1 100644 --- a/Documentation/devicetree/bindings/spi/spi-peripheral-props.yaml +++ b/Documentation/devicetree/bindings/spi/spi-peripheral-props.yaml @@ -155,5 +155,6 @@ allOf: - $ref: fsl,dspi-peripheral-props.yaml# - $ref: samsung,spi-peripheral-props.yaml# - $ref: nvidia,tegra210-quad-peripheral-props.yaml# + - $ref: ti,davinci-spi-peripheral-props.yaml# =20 additionalProperties: true diff --git a/Documentation/devicetree/bindings/spi/ti,davinci-spi-periphera= l-props.yaml b/Documentation/devicetree/bindings/spi/ti,davinci-spi-periphe= ral-props.yaml new file mode 100644 index 000000000000..1060f176c6cb --- /dev/null +++ b/Documentation/devicetree/bindings/spi/ti,davinci-spi-peripheral-props= .yaml @@ -0,0 +1,25 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spi/ti,davinci-spi-peripheral-props.yam= l# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI DaVinci/Keystone SPI Peripheral Properties + +maintainers: + - Bartosz Golaszewski + +description: + Peripheral-specific properties for SPI devices attached to a TI + DaVinci/Keystone SPI controller. + +properties: + ti,spi-wdelay: + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 0 + maximum: 63 + description: + delay between transmission of words (SPIFMTn.WDELAY, SPIDAT1.WDEL) + must be specified in number of SPI module clock periods. + +additionalProperties: true diff --git a/Documentation/devicetree/bindings/spi/ti,davinci-spi.yaml b/Do= cumentation/devicetree/bindings/spi/ti,davinci-spi.yaml new file mode 100644 index 000000000000..b685082de721 --- /dev/null +++ b/Documentation/devicetree/bindings/spi/ti,davinci-spi.yaml @@ -0,0 +1,118 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spi/ti,davinci-spi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI DaVinci/Keystone SPI Controller + +maintainers: + - Bartosz Golaszewski + +properties: + compatible: + oneOf: + - enum: + - ti,da830-spi + - ti,keystone-spi + - ti,dm6441-spi + - items: + - const: ti,keystone-spi + - const: ti,dm6441-spi + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + power-domains: + maxItems: 1 + description: + Should contain a phandle to a PM domain provider node + and an args specifier containing the SPI device id + value. + + num-cs: + minimum: 1 + default: 1 + description: + Number of chip selects supported by the controller. This + includes both internal and GPIO chip selects. + + ti,davinci-spi-intr-line: + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1] + description: + Interrupt line used to connect the SPI IP to the interrupt + controller within the SoC. The SPI peripheral can route its + interrupt output to one of two lines (INT0 or INT1). Set + this based on the SoC-specific wiring to the interrupt + controller. + + dmas: + items: + - description: RX DMA channel + - description: TX DMA channel + + dma-names: + items: + - const: rx + - const: tx + +required: + - compatible + - reg + - interrupts + - clocks + - ti,davinci-spi-intr-line + +allOf: + - $ref: spi-controller.yaml# + - if: + properties: + compatible: + const: ti,keystone-spi + then: + required: + - power-domains + +unevaluatedProperties: false + +examples: + - | + spi@20bf0000 { + compatible =3D "ti,keystone-spi","ti,dm6441-spi"; + reg =3D <0x20bf0000 0x1000>; + num-cs =3D <4>; + ti,davinci-spi-intr-line =3D <0>; + interrupts =3D <338>; + clocks =3D <&clkspi>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + flash@0 { + compatible =3D "jedec,spi-nor"; + spi-max-frequency =3D <25000000>; + reg =3D <0>; + ti,spi-wdelay =3D <8>; + }; + }; + + - | + spi@41000 { + compatible =3D "ti,da830-spi"; + reg =3D <0x41000 0x1000>; + num-cs =3D <6>; + ti,davinci-spi-intr-line =3D <1>; + interrupts =3D <20>; + dmas =3D <&edma0 14 0>, <&edma0 15 0>; + dma-names =3D "rx", "tx"; + clocks =3D <&psc0 4>; + power-domains =3D <&psc0 4>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; --=20 2.55.0