From nobody Mon Sep 28 23:07:06 2026 Received: from mail-pl1-f177.google.com (mail-pl1-f177.google.com [209.85.214.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3034A31A56D for ; Sat, 15 Aug 2026 21:50:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786830623; cv=none; b=TIdXfnk4IbwcjqAK8wQIYRajYmLK0m5JfCheGamLZRlAlp8IZ+YO692VI30f9JsLVJ+WEkf/GggeQMN8prMeBVPt1M48dbEHRg9D9F7dJEQNid4S/KSdzFBlETyl97x2cPUWuEWXFWjdgrl9bQGBHCl5KEK8vlB4bMnHaE8FHDU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786830623; c=relaxed/simple; bh=XFoqZ+z5QG7ECO6zr8uQu6XY/OuKqIE2k3KDt9TGDaI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=YIo171GU0Y/eMvG62ByZy8+vrFOzO5/SJMAC8Yzos4PehLKl8W4K6LdHxMGaOfBmcM1FqZKbpa+wFuMiqpam8I1ExL2LJI8UK96YEom2IGpVo4aQwCR8ROfz0xN3IhIo2pjn/IDk5WO66de2muRqd8VqN3o0yKkRR01+XPoNmrA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SPKkm6rd; arc=none smtp.client-ip=209.85.214.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SPKkm6rd" Received: by mail-pl1-f177.google.com with SMTP id d9443c01a7336-2cf4c37dbe6so4131085ad.2 for ; Sat, 15 Aug 2026 14:50:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1786830619; x=1787435419; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=mq/fIWFrC8Wf8aflDG3c+bHNDMcwMOJsMYCo8Rnm+2U=; b=SPKkm6rdy1iNBOefB9iN/4yGktF2WQEkkDPl520L/B5KVw0CsO8EYMlIFokk0o64NN EsZqVGLCxBMncV82ZE4pwWuA9aDgABVB4lQ1SdwpzihB8ZBsucjOAAdq8WQtbDguJaNR dT1E70dtO10r0uV78RRs5q0DYPUmZSSxO0wjRbxvPA5+yg6LBbfCTa5yCYvq5pnPvS3y xjIiJEIL5Abw4gFOR0v0HP/GnZKg8QyXpPQ+OHkr2EPfoov7pMbXYTXLZHMKCeN5CkVA s5ELrnMwkjvv+YPJ258DGTBN8/BBV7Hf9dJ42uagKo9NoWGiyezM+DyzTWww+/o6fNew bVYA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786830619; x=1787435419; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=mq/fIWFrC8Wf8aflDG3c+bHNDMcwMOJsMYCo8Rnm+2U=; b=X5vUj+5rcYuJHGnjFEQy4FerF8o3R0PhxiRQM7s+2zibLPFQipjV6aSKbRbm4HD+dd wbDzHAcu/eYqbpNzsCt/SwuVZeV6wzpvVwk6S9fjCbxJn2KXMJj3/OHcKVNBnzeahhUH 9q9uVuTdHA30+eT4p1oeCgyMNm9S+ggIsQElA5T7tqNnCjsJMGkNBBdPDLbQZIwLM2l5 X5Z+1Nz1EU2Pti7jq4aHqMR+l/wAJ0XA08O8y+kJw00TfWV4wCGKSKxF2hRfPeV6HPG9 ltr/ukyATNVCfAF13ILUZ6k8mq57l8S6gWTPu0LPM/YckugcvZdGGXqirKNcKqwPgxFu 5Peg== X-Forwarded-Encrypted: i=1; AHgh+Rr0JlD/BxSbLJvfnYEeOYCXD8hTbqJ03R+yjbR54jRnpv+Bhg/faQd6/MLFyfeLThQUa1bGlNOzkebDOpI=@vger.kernel.org X-Gm-Message-State: AOJu0Yy4n659DEV7vWGFu6wM9RUPhAZRLD1pHeSQI5rsUACEDNgf771O Tzf8HBflLfruButSUEjeQvbnkWj1cH4YEwo0vcXNQCnek35RDPWbIPQC X-Gm-Gg: AR+sD10olE1U1GxFRnYh9v91V2hpG5VqydGQMnBHwjbfj0j4O/wFPgVDiJqh9fQyjrb E9KPDv5eEjLStL0hi/VrWdatlMZyH1A11MBTdfRTxw6C1p9OErdml8r52NWS/WZ+euri7AMFm4K 8VLudqnic7ELCHGKPdEliVENAi5odcv1W0JptKl1x0LEh/rVP3pQ/yS1Ajdn2YRVyqRsaiHu1hk eJrqzGbOUZJj+Mhw6KfO55Dvo9l9BZXu8JJIhGmZ+7fBJlYHLmppZHkYVo/lb0TNKhGM6/sPl7d lFNSiM3hpTZmohU04X65Xo9KPzF5mDOPVhW5cBdOC5icJ95HSpMK5FRBpny9NSlebtcnw0aNHII 29i2vA5dCjGbqH0ugRqcN2/3b0yFLTcTsWdPkyqY+Abhk7WKp/kNwXFWjvN5U22TQy5FKNkoF3P fFVkvLThf5gqwVq3VAiKCdwtc7fzvvv5K2HeiYgaS/KXfFA1anym0qZyinipXKTU2H7QpA1YbyR EXJ77u5ONQ= X-Received: by 2002:a17:90b:4c47:b0:381:28e0:6248 with SMTP id 98e67ed59e1d1-3933b6fa584mr12370734a91.1.1786830618690; Sat, 15 Aug 2026 14:50:18 -0700 (PDT) Received: from [10.112.173.252] ([2409:40c2:505d:7e1:7f19:edf4:38f3:dccf]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-141388b2554sm33541829c88.14.2026.08.15.14.50.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 15 Aug 2026 14:50:17 -0700 (PDT) From: Bhargav Joshi Date: Sun, 16 Aug 2026 03:19:31 +0530 Subject: [PATCH 1/2] ARM: dts: ti: keystone-k2l: Remove obsolete ti,davinci-spi-num-cs property Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260816-ti-davinci-spi-v1-1-a7f57dfd5262@gmail.com> References: <20260816-ti-davinci-spi-v1-0-a7f57dfd5262@gmail.com> In-Reply-To: <20260816-ti-davinci-spi-v1-0-a7f57dfd5262@gmail.com> To: Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Nishanth Menon , Santosh Shilimkar Cc: linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, goledhruva@gmail.com, m-chawdhry@ti.com, daniel.baluta@gmail.com, simona.toaca@nxp.com, j.bhargav.u@gmail.com X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1786830590; l=1015; i=j.bhargav.u@gmail.com; h=from:subject:message-id; bh=XFoqZ+z5QG7ECO6zr8uQu6XY/OuKqIE2k3KDt9TGDaI=; b=g8WO4io71QaI4Ew5Y7WTJ0khQq7KbCNYzY4E/lg3TJEguYq3S70aKQ0/uzAD/IV01GCnAsVeT Dj/b6W3jGGfB1M0hOTZXP0IfuLKzaK1jBQx4zq21KJVcczYoUC4qh0e X-Developer-Key: i=j.bhargav.u@gmail.com; a=ed25519; pk=IqNDwUZKECEA+n8wXctFLBbYL9NhFstZNbOznm/nX1k= Remove the property `ti,davinci-spi-num-cs` that is present in the SPI nodes of keystone-k2l.dtsi, but it has never been documented in the bindings or matched by driver. Driver relies on standard `num-cs` property instead. Signed-off-by: Bhargav Joshi --- arch/arm/boot/dts/ti/keystone/keystone-k2l.dtsi | 9 --------- 1 file changed, 9 deletions(-) diff --git a/arch/arm/boot/dts/ti/keystone/keystone-k2l.dtsi b/arch/arm/boo= t/dts/ti/keystone/keystone-k2l.dtsi index 330b437b667f..65fdb45e8368 100644 --- a/arch/arm/boot/dts/ti/keystone/keystone-k2l.dtsi +++ b/arch/arm/boot/dts/ti/keystone/keystone-k2l.dtsi @@ -400,16 +400,7 @@ mdio: mdio@26200f00 { /include/ "keystone-k2l-netcp.dtsi" }; =20 -&spi0 { - ti,davinci-spi-num-cs =3D <5>; -}; - -&spi1 { - ti,davinci-spi-num-cs =3D <3>; -}; - &spi2 { - ti,davinci-spi-num-cs =3D <5>; /* Pin muxed. Enabled and configured by Bootloader */ status =3D "disabled"; }; --=20 2.55.0 From nobody Mon Sep 28 23:07:06 2026 Received: from mail-pl1-f177.google.com (mail-pl1-f177.google.com [209.85.214.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9707238DC79 for ; Sat, 15 Aug 2026 21:50:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786830636; cv=none; b=S+Q9SHkOaMMT/dRU7f+8ZVXV8H2A73B81bP/zGcbX6OqfRFGKesc5r6RXlFnHNYaov4YC9cDs9lyRtd4NWAfJIeCxVwEWMlfgnDVV7JXkm2u0B0BsNlNQNLoNrR1PZ2SEmL4t4nhx/dLGh29vc3iF15pbto9piLjpJO5nGu9YLw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786830636; c=relaxed/simple; bh=55tNRnilXGUpfBe40ZOG32nJPAfFrWCC6SLA0JdnEME=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=h7u69HFQBG1bdW3odmZ0rLGK+1LLXAig0TzeiefW4POrHNw811AXwOzM6kdZmb+WwPoS1hGw/yCT35npNJ2+5Jl61oQkKbRIZkvi/4PzJOkpshdvpz9q0fbpnKePd3EISWL0MSHsy1AHwW6OpfxpT0ep1MbKSDC5pc1usNkr8Vo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=grrEP04D; arc=none smtp.client-ip=209.85.214.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="grrEP04D" Received: by mail-pl1-f177.google.com with SMTP id d9443c01a7336-2cf49dc28ccso3587985ad.0 for ; Sat, 15 Aug 2026 14:50:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1786830631; x=1787435431; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=RRTi+2XfPP4e/3o2uPviWSe0YdqRzssbdRkwWqs+fb4=; b=grrEP04D0SFD/giFhldu8hCLxAocNWV4T10+xeB8xYPxfouz+CFVwWc5qiqZWcYrEv /cqnxXrZIfe1QVK0FAZ6Jd9NmWU7efCXF0TTFFjVcyKDeU+duWZCN3x7ZFi8nhS9IKM3 AnSQv7coxt35klB3d4aypI6VEhDE3Wq+5py51WXBcavfsmR3JB/TA3CxKJwYWkTd4xjE j7xRzDUL1TCcmznOQvnwlATrJ6VLCIUnei5L8mZ3kquhDqiA6XVOxrresGvWFogpnag6 TyPB+dia0hYLe0nANQcd7DpJozolOk8xBwLkC7k2wnjUDamrirSXgJtFrE8QS5XIklec WRGA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786830631; x=1787435431; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=RRTi+2XfPP4e/3o2uPviWSe0YdqRzssbdRkwWqs+fb4=; b=Az5a8tF9XWJ95Le02q7A8NENC+D8SoSmPvaJ0DhfZ4wDPjsmShfDZCiKlvfqqxPVc1 lcnbhLkm8fckRetdDVUmQXRnEJ5avDk2hklrq9JmNPR0zGTtniDhlrx4DY3EPSGDhiG6 z3Qyd7C68IS4SJbf/9Ij0SR98jZJM9eh7kHyTBYvOVFesQCmCmscagVN650CuGjjBX5V EqEHYfMo06tmDD+xbAamPDdeljiCGtMqKLxVFPGvets/+Fe2RawwTibYadxwU9chhT0T rNPePL7cgcAFrGfBNSN4UGDN7JfBZbL8OeBblxWs0kvGm/CntI5Ucqy2qrvtJJ56goLC l0Gg== X-Forwarded-Encrypted: i=1; AHgh+RrBoC/iVc3Z3NF1Y+vVFt+A6iThFaOIFecNbCLd4+c7wsax4ciY5IiFgiF2+VNRiTgvbsiT4OVEoaB0LME=@vger.kernel.org X-Gm-Message-State: AOJu0Yw2d0emR6F7U7IneCig9Yexx9RNz5PQ5NDw9E5/ac8uYMmRDmDL nOxM+iZ8mdjuTzkPKdsQWwTPSEleALQBBrx169VxYC9fisNYzawxa+Ld X-Gm-Gg: AR+sD115OgzNxyMsbSgVdqNiOaS1sDyqKa8LCv7FznrfJWFLSK0okgMozivNOdpcLyq O9sa9sUKye9ngVqve3+1P226YjsJzkxRuYSwmADBfIIGqiYRKSw07YwtUbfP7f7FS+r22jHmUFD hPrlrPzgWH4JmOBOqgdwwU3fzzCb0XZ53PuzjMVPFo/S6YiuwoKIdAOfeNRCpaVYLIH8N6G0tOl vs/5qh15XObJrVF0lGM3HeFQ2ZFr3/AgG9hQcv5x49zT//4bk9kNk0Sw3JwR0s1BgqqH46cqFal KtSvk+9kz14BkOhOOSzyEb6LO3we1xjOqxIZPiQMnkIDTjjDMxfpMNkgE82R3Smdc1dLwevBtwW S4yeRA52+GwWDsa8WIeF6lm6t0k3XvYFT8fWjzZPtE80Y1Vxii2+1/G40959h3vIvwWJB+3kQ+k /PsFBAVGzoNlioJycFCZUHiuNNTjymTWrxEDSHgPDjCvVP1immsOGryX44tRWJJ61KrFY1z4Dbo HBmCJYz0RvCQxFYl6GQT+E= X-Received: by 2002:a17:90b:4c87:b0:38e:549:9e04 with SMTP id 98e67ed59e1d1-3933b7d1d85mr11505275a91.1.1786830631002; Sat, 15 Aug 2026 14:50:31 -0700 (PDT) Received: from [10.112.173.252] ([2409:40c2:505d:7e1:7f19:edf4:38f3:dccf]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-141388b2554sm33541829c88.14.2026.08.15.14.50.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 15 Aug 2026 14:50:30 -0700 (PDT) From: Bhargav Joshi Date: Sun, 16 Aug 2026 03:19:32 +0530 Subject: [PATCH 2/2] dt-bindings: spi: ti,davinci-spi: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260816-ti-davinci-spi-v1-2-a7f57dfd5262@gmail.com> References: <20260816-ti-davinci-spi-v1-0-a7f57dfd5262@gmail.com> In-Reply-To: <20260816-ti-davinci-spi-v1-0-a7f57dfd5262@gmail.com> To: Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bartosz Golaszewski , Nishanth Menon , Santosh Shilimkar Cc: linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, goledhruva@gmail.com, m-chawdhry@ti.com, daniel.baluta@gmail.com, simona.toaca@nxp.com, j.bhargav.u@gmail.com X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1786830590; l=9738; i=j.bhargav.u@gmail.com; h=from:subject:message-id; bh=55tNRnilXGUpfBe40ZOG32nJPAfFrWCC6SLA0JdnEME=; b=Sm05bewC87sUqORgXy+/OaVlBGt+UhxbSF0u2lvPauwoxS1kKgyi5NuuxaP49AaoWlSYOImTA 1BbK5JtNUwrATY8dZsexV8fjm3BvFgMutbbu0Yousz6H6Zv3AJlvofF X-Developer-Key: i=j.bhargav.u@gmail.com; a=ed25519; pk=IqNDwUZKECEA+n8wXctFLBbYL9NhFstZNbOznm/nX1k= Convert the TI DaVinci/Keystone SPI controller binding from text format to DT schema. Changes during the conversion: - Create a separate ti,davinci-spi-peripheral-props.yaml schema to properly define the ti,spi-wdelay peripheral property. - Add missing dmas and dma-names properties. - Add constraints to ti,spi-wdelay based on the 6-bit width of the SPIFMTn.WDELAY hardware register field. - Add constraints to num-cs based on the maximum hardware chip selects available on the DA850 SoC. Signed-off-by: Bhargav Joshi Reviewed-by: Rob Herring (Arm) --- .../devicetree/bindings/spi/spi-davinci.txt | 100 ----------------- .../bindings/spi/spi-peripheral-props.yaml | 1 + .../spi/ti,davinci-spi-peripheral-props.yaml | 25 +++++ .../devicetree/bindings/spi/ti,davinci-spi.yaml | 118 +++++++++++++++++= ++++ 4 files changed, 144 insertions(+), 100 deletions(-) diff --git a/Documentation/devicetree/bindings/spi/spi-davinci.txt b/Docume= ntation/devicetree/bindings/spi/spi-davinci.txt deleted file mode 100644 index f012888656ec..000000000000 --- a/Documentation/devicetree/bindings/spi/spi-davinci.txt +++ /dev/null @@ -1,100 +0,0 @@ -Davinci SPI controller device bindings - -Links on DM: -Keystone 2 - https://www.ti.com/lit/ug/sprugp2a/sprugp2a.pdf -dm644x - https://www.ti.com/lit/ug/sprue32a/sprue32a.pdf -OMAP-L138/da830 - http://www.ti.com/lit/ug/spruh77a/spruh77a.pdf - -Required properties: -- #address-cells: number of cells required to define a chip select - address on the SPI bus. Should be set to 1. -- #size-cells: should be zero. -- compatible: - - "ti,dm6441-spi" for SPI used similar to that on DM644x SoC family - - "ti,da830-spi" for SPI used similar to that on DA8xx SoC family - - "ti,keystone-spi" for SPI used similar to that on Keystone2 SoC - family -- reg: Offset and length of SPI controller register space -- num-cs: Number of chip selects. This includes internal as well as - GPIO chip selects. -- ti,davinci-spi-intr-line: interrupt line used to connect the SPI - IP to the interrupt controller within the SoC. Possible values - are 0 and 1. Manual says one of the two possible interrupt - lines can be tied to the interrupt controller. Set this - based on a specific SoC configuration. -- interrupts: interrupt number mapped to CPU. -- clocks: spi clk phandle - For 66AK2G this property should be set per binding, - Documentation/devicetree/bindings/clock/ti,sci-clk.yaml - -SoC-specific Required Properties: - -The following are mandatory properties for Keystone 2 66AK2G SoCs only: - -- power-domains: Should contain a phandle to a PM domain provider node - and an args specifier containing the SPI device id - value. This property is as per the binding, - -Optional: -- cs-gpios: gpio chip selects - For example to have 3 internal CS and 2 GPIO CS, user could define - cs-gpios =3D <0>, <0>, <0>, <&gpio1 30 0>, <&gpio1 31 0>; - where first three are internal CS and last two are GPIO CS. - -Optional properties for slave devices: -SPI slave nodes can contain the following properties. -Not all SPI Peripherals from Texas Instruments support this. -Please check SPI peripheral documentation for a device before using these. - -- ti,spi-wdelay : delay between transmission of words - (SPIFMTn.WDELAY, SPIDAT1.WDEL) must be specified in number of SPI module - clock periods. - - delay =3D WDELAY * SPI_module_clock_period + 2 * SPI_module_clock_period - -Below is timing diagram which shows functional meaning of -"ti,spi-wdelay" parameter. - - +-+ +-+ +-+ +-+ +-+ +-+ +-+ +-+ -SPI_CLK | | | | | | | | | | | | | | | | - +----------+ +-+ +-+ +-+ +-+ +---------------------------+ +-+ +-+ +- - -SPI_SOMI/SIMO+-----------------+ +----------- - +----------+ word1 +---------------------------+word2 - +-----------------+ +----------- - WDELAY - <--------------------------> - -Example of a NOR flash slave device (n25q032) connected to DaVinci -SPI controller device over the SPI bus. - -spi0:spi@20bf0000 { - #address-cells =3D <1>; - #size-cells =3D <0>; - compatible =3D "ti,dm6446-spi"; - reg =3D <0x20BF0000 0x1000>; - num-cs =3D <4>; - ti,davinci-spi-intr-line =3D <0>; - interrupts =3D <338>; - clocks =3D <&clkspi>; - - flash: flash@0 { - #address-cells =3D <1>; - #size-cells =3D <1>; - compatible =3D "st,m25p32"; - spi-max-frequency =3D <25000000>; - reg =3D <0>; - ti,spi-wdelay =3D <8>; - - partition@0 { - label =3D "u-boot-spl"; - reg =3D <0x0 0x80000>; - read-only; - }; - - partition@1 { - label =3D "test"; - reg =3D <0x80000 0x380000>; - }; - }; -}; diff --git a/Documentation/devicetree/bindings/spi/spi-peripheral-props.yam= l b/Documentation/devicetree/bindings/spi/spi-peripheral-props.yaml index 880a9f624566..cb5d608998e1 100644 --- a/Documentation/devicetree/bindings/spi/spi-peripheral-props.yaml +++ b/Documentation/devicetree/bindings/spi/spi-peripheral-props.yaml @@ -155,5 +155,6 @@ allOf: - $ref: fsl,dspi-peripheral-props.yaml# - $ref: samsung,spi-peripheral-props.yaml# - $ref: nvidia,tegra210-quad-peripheral-props.yaml# + - $ref: ti,davinci-spi-peripheral-props.yaml# =20 additionalProperties: true diff --git a/Documentation/devicetree/bindings/spi/ti,davinci-spi-periphera= l-props.yaml b/Documentation/devicetree/bindings/spi/ti,davinci-spi-periphe= ral-props.yaml new file mode 100644 index 000000000000..1060f176c6cb --- /dev/null +++ b/Documentation/devicetree/bindings/spi/ti,davinci-spi-peripheral-props= .yaml @@ -0,0 +1,25 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spi/ti,davinci-spi-peripheral-props.yam= l# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI DaVinci/Keystone SPI Peripheral Properties + +maintainers: + - Bartosz Golaszewski + +description: + Peripheral-specific properties for SPI devices attached to a TI + DaVinci/Keystone SPI controller. + +properties: + ti,spi-wdelay: + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 0 + maximum: 63 + description: + delay between transmission of words (SPIFMTn.WDELAY, SPIDAT1.WDEL) + must be specified in number of SPI module clock periods. + +additionalProperties: true diff --git a/Documentation/devicetree/bindings/spi/ti,davinci-spi.yaml b/Do= cumentation/devicetree/bindings/spi/ti,davinci-spi.yaml new file mode 100644 index 000000000000..81014e963909 --- /dev/null +++ b/Documentation/devicetree/bindings/spi/ti,davinci-spi.yaml @@ -0,0 +1,118 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spi/ti,davinci-spi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI DaVinci/Keystone SPI Controller + +maintainers: + - Bartosz Golaszewski + +properties: + compatible: + oneOf: + - enum: + - ti,da830-spi + - ti,keystone-spi + - items: + - const: ti,keystone-spi + - const: ti,dm6441-spi + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + power-domains: + maxItems: 1 + description: + Should contain a phandle to a PM domain provider node + and an args specifier containing the SPI device id + value. + + num-cs: + minimum: 1 + maximum: 6 + default: 1 + description: + Number of chip selects supported by the controller. This + includes both internal and GPIO chip selects. + + ti,davinci-spi-intr-line: + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1] + description: + Interrupt line used to connect the SPI IP to the interrupt + controller within the SoC. The SPI peripheral can route its + interrupt output to one of two lines (INT0 or INT1). Set + this based on the SoC-specific wiring to the interrupt + controller. + + dmas: + items: + - description: RX DMA channel + - description: TX DMA channel + + dma-names: + items: + - const: rx + - const: tx + +required: + - compatible + - reg + - interrupts + - clocks + - ti,davinci-spi-intr-line + +allOf: + - $ref: spi-controller.yaml# + - if: + properties: + compatible: + const: ti,keystone-spi + then: + required: + - power-domains + +unevaluatedProperties: false + +examples: + - | + spi@20bf0000 { + compatible =3D "ti,keystone-spi","ti,dm6441-spi"; + reg =3D <0x20bf0000 0x1000>; + num-cs =3D <4>; + ti,davinci-spi-intr-line =3D <0>; + interrupts =3D <338>; + clocks =3D <&clkspi>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + flash@0 { + compatible =3D "jedec,spi-nor"; + spi-max-frequency =3D <25000000>; + reg =3D <0>; + ti,spi-wdelay =3D <8>; + }; + }; + + - | + spi@41000 { + compatible =3D "ti,da830-spi"; + reg =3D <0x41000 0x1000>; + num-cs =3D <6>; + ti,davinci-spi-intr-line =3D <1>; + interrupts =3D <20>; + dmas =3D <&edma0 14 0>, <&edma0 15 0>; + dma-names =3D "rx", "tx"; + clocks =3D <&psc0 4>; + power-domains =3D <&psc0 4>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; --=20 2.55.0