From nobody Tue Aug 25 14:34:38 2026 Received: from naesa04.arrow.com (naesa04.arrow.com [216.150.161.24]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7A4A2374A17; Fri, 14 Aug 2026 07:01:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=216.150.161.24 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786690880; cv=none; b=MH7EvHtTEdbWOXZmLXEZ5lfmOihMK9VY0q119PyY6ZHov/81z1ZSnFCwVZlRm/fuKltcBimbgj0wSiOLxc+Wy/VXTYMldxHXZbB17nBBX+dqjW9SUOeBZwJFkjoBRgsh0a+KdZOhaMqd/+wX6/nXT1yEL//xP7RlNZU7ht6hNRQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786690880; c=relaxed/simple; bh=jw3+3lJtQgkvf5fDUwPS8TNUCR+dBtI2QeQxiyX6HAI=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=sqKvkSk1ZF7Z9v0mX2k9zLORBXI8CB3rUap2lPL+qPmwDrtSWy6Fz03akhF+Bg0ZUidYSppvCMZk2rwxUECIwIc+5frOUHVpJzDS1CTT8LeyfDxJn3WDC28w49XEOrzXXS9hsdKpaI43xb5EZpQ90IEtWcHid7u+tJxeyvoQIE0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=einfochips.com; spf=pass smtp.mailfrom=einfochips.com; dkim=pass (2048-bit key) header.d=einfochips.com header.i=@einfochips.com header.b=bCSc0bBn; arc=none smtp.client-ip=216.150.161.24 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=einfochips.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=einfochips.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=einfochips.com header.i=@einfochips.com header.b="bCSc0bBn" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=einfochips.com; i=@einfochips.com; l=908; q=dns/txt; s=NAESA-Selector1; t=1786690880; x=1818226880; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=5/2A2ZLlbiY9nslJ7nQB+Yn+IkxiipPp1ULDmEpmnRE=; b=bCSc0bBn/xAKQ1aBOxZ5WxIDq0KqCXlgbvnGcoeLbn5lYhEqDiXFe26J DkLxldGQT/HF0904+M3Z2K6AYu2IgRz29JEkX6uI8y5xDApsltiRjtAZp MenTavibcpQaAxPbHOTT9RPnveGDofh/0rfh0Fa/KGYTnCNbwXeFBoPnm pnFxx+crqSudj6CbkfPAf79zCqa/fGvdRTBUTB1Os8eKAErlIaa60U2Y8 schZGonUam2TFCkmdYLSUjd72aWHGI1EQ3ODhdIrTmG1dqCVlsRuUboe2 KpHmAr35Z0IeAmMX4PuEK2DVtub98X8rMGL2fQdIM9OvsetDEfqh4BzRe g==; X-CSE-ConnectionGUID: fsWb58CCTSm7CFdfNJMWXQ== X-CSE-MsgGUID: 7gsLOLs4SDuTZegqlTVgbQ== X-IronPort-AV: E=Sophos;i="6.25,222,1779170400"; d="scan'208";a="119916416" Received: from unknown (HELO eicahmirelay01.einfochips.com) ([10.100.49.50]) by naesa04out.arrow.com with ESMTP; 14 Aug 2026 01:00:10 -0600 Received: from AHMCPU1888.localdomain ([172.25.5.100]) by eicahmirelay01.einfochips.com with Microsoft SMTPSVC(10.0.20348.1); Fri, 14 Aug 2026 12:30:07 +0530 From: Pinkesh Vaghela To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Andi Shyti , Mika Westerberg , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, Min Lin Cc: Yulin Lu , Samuel Holland , Darshan Prajapati , Pinkesh Vaghela , Pritesh Patel Subject: [PATCH v4 1/7] riscv: dts: eswin: add reset generator for EIC7700 SoC Date: Fri, 14 Aug 2026 12:30:01 +0530 Message-Id: <20260814070007.1662455-2-pinkesh.vaghela@einfochips.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260814070007.1662455-1-pinkesh.vaghela@einfochips.com> References: <20260814070007.1662455-1-pinkesh.vaghela@einfochips.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-OriginalArrivalTime: 14 Aug 2026 07:00:07.0568 (UTC) FILETIME=[8A546100:01DD2BBA] Content-Type: text/plain; charset="utf-8" From: Pritesh Patel Add reset generator node for EIC7700 SoC Signed-off-by: Pritesh Patel Signed-off-by: Pinkesh Vaghela --- arch/riscv/boot/dts/eswin/eic7700.dtsi | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/arch/riscv/boot/dts/eswin/eic7700.dtsi b/arch/riscv/boot/dts/e= swin/eic7700.dtsi index c3ed93008bca..430a210f01e6 100644 --- a/arch/riscv/boot/dts/eswin/eic7700.dtsi +++ b/arch/riscv/boot/dts/eswin/eic7700.dtsi @@ -4,6 +4,7 @@ */ =20 /dts-v1/; +#include =20 / { #address-cells =3D <2>; @@ -341,5 +342,11 @@ gpioD: gpio-port@3 { #gpio-cells =3D <2>; }; }; + + reset: reset-controller@51828300 { + compatible =3D "eswin,eic7700-reset"; + reg =3D <0x0 0x51828300 0x0 0x200>; + #reset-cells =3D <1>; + }; }; }; --=20 2.34.1 From nobody Tue Aug 25 14:34:38 2026 Received: from naesa04.arrow.com (naesa04.arrow.com [216.150.161.24]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 097A43E4508; Fri, 14 Aug 2026 07:01:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=216.150.161.24 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786690881; cv=none; b=Ed5Pu2Gd4zfNhlx2BHTCsWo/me1w76Ax6NqWbvy+TuB0bn29RaiFKOXvpm7sb6WennI/f+++wk/1SsQeH8Oy4vv/MZiTGU/3dx5MTvEntky3ogwrWV30aew7ZLIIs+9a85TPDOWnsGO+3OWqWjmmrjO7ttemlMRuDNLW7p6oeKQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786690881; c=relaxed/simple; bh=oGOFlSyRwWNSipqtC663/06NHwSVZdbzySBFSwSOxLY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=MG4QM+66VK5V59UE8xVH/oGipvm8SMRrQQC/y6ilG21YsheKtMsybkOmUyZ85uuF0HZPgygDDxhOLEG8/2QMp4pp/ztqAExg0osbYsYOCioOx0VDtJ6i2bow8HTU0HUmqpkIr5JgAXUT+nLR3kuOBPsEz593rpk1jclDw6U2fHo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=einfochips.com; spf=pass smtp.mailfrom=einfochips.com; dkim=pass (2048-bit key) header.d=einfochips.com header.i=@einfochips.com header.b=T816ivpM; arc=none smtp.client-ip=216.150.161.24 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=einfochips.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=einfochips.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=einfochips.com header.i=@einfochips.com header.b="T816ivpM" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=einfochips.com; i=@einfochips.com; l=1887; q=dns/txt; s=NAESA-Selector1; t=1786690880; x=1818226880; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=ShnbVuSJnvDO1yDDDt1DyIbRfQh4el11rwFcGN8Hw/E=; b=T816ivpM7izutL2FcBX0y37iIp55XgS25/GP2dXauRvy9Zo0XEllDZ4p QfLvsf9xauqEAayq+DaGcmiQi4wA0ANNnX5+458HWqZqUsjKALSwe3W1N f1xal50XkaecixELMWgahGH1nthOkfXEV/YUN9r2osXZPj5Ao0BOTB2bt Yjd+7IzCE30/OQYkFeM6N1N2QCB4DUGo9qPnpg8blj7iAmAR1C+N++L4E uuUI2rFFugy9r9odfSpoUMosIv9zk+27FT1AzT4sP2myOykrhd90CsS7q TADCsc6WyNTqYGcXdRDXgGEvdxNiH3v5MHG3771RAf6IgI5TBtEWACUnZ g==; X-CSE-ConnectionGUID: bt3APPY3SWa2u+83uW1fig== X-CSE-MsgGUID: mozsszvYTx6qM3xk8E1eNA== X-IronPort-AV: E=Sophos;i="6.25,222,1779170400"; d="scan'208";a="119916440" Received: from unknown (HELO eicahmirelay01.einfochips.com) ([10.100.49.50]) by naesa04out.arrow.com with ESMTP; 14 Aug 2026 01:00:12 -0600 Received: from AHMCPU1888.localdomain ([172.25.5.100]) by eicahmirelay01.einfochips.com with Microsoft SMTPSVC(10.0.20348.1); Fri, 14 Aug 2026 12:30:07 +0530 From: Pinkesh Vaghela To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Andi Shyti , Mika Westerberg , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, Min Lin Cc: Yulin Lu , Samuel Holland , Darshan Prajapati , Pinkesh Vaghela , Pritesh Patel Subject: [PATCH v4 2/7] riscv: dts: eswin: add clock generator for EIC7700 SoC Date: Fri, 14 Aug 2026 12:30:02 +0530 Message-Id: <20260814070007.1662455-3-pinkesh.vaghela@einfochips.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260814070007.1662455-1-pinkesh.vaghela@einfochips.com> References: <20260814070007.1662455-1-pinkesh.vaghela@einfochips.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-OriginalArrivalTime: 14 Aug 2026 07:00:07.0599 (UTC) FILETIME=[8A591BF0:01DD2BBA] Content-Type: text/plain; charset="utf-8" From: Pritesh Patel Add clock generator node for EIC7700 SoC. HiFive Premier P550 boards have 24MHz crystal oscillator to provide the input clock. Signed-off-by: Pritesh Patel Signed-off-by: Pinkesh Vaghela --- .../boot/dts/eswin/eic7700-hifive-premier-p550.dts | 5 +++++ arch/riscv/boot/dts/eswin/eic7700.dtsi | 13 +++++++++++++ 2 files changed, 18 insertions(+) diff --git a/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts b/ar= ch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts index 131ed1fc6b2e..a5c76b14a38f 100644 --- a/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts +++ b/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts @@ -20,6 +20,11 @@ chosen { }; }; =20 +&osc { + clock-frequency =3D <24000000>; + clock-output-names =3D "osc_24m"; +}; + &uart0 { status =3D "okay"; }; diff --git a/arch/riscv/boot/dts/eswin/eic7700.dtsi b/arch/riscv/boot/dts/e= swin/eic7700.dtsi index 430a210f01e6..b3a230870315 100644 --- a/arch/riscv/boot/dts/eswin/eic7700.dtsi +++ b/arch/riscv/boot/dts/eswin/eic7700.dtsi @@ -4,6 +4,7 @@ */ =20 /dts-v1/; +#include #include =20 / { @@ -203,6 +204,11 @@ pmu { <0x00000000 0x0000000f 0xfffffffc 0x000000ff 0x00000078>; }; =20 + osc: oscillator { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + }; + soc { compatible =3D "simple-bus"; ranges; @@ -343,6 +349,13 @@ gpioD: gpio-port@3 { }; }; =20 + clk: clock-controller@51828000 { + compatible =3D "eswin,eic7700-clock"; + reg =3D <0x0 0x51828000 0x0 0x300>; + clocks =3D <&osc>; + #clock-cells =3D <1>; + }; + reset: reset-controller@51828300 { compatible =3D "eswin,eic7700-reset"; reg =3D <0x0 0x51828300 0x0 0x200>; --=20 2.34.1 From nobody Tue Aug 25 14:34:38 2026 Received: from naesa04.arrow.com (naesa04.arrow.com [216.150.161.24]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 735E13E49F7; Fri, 14 Aug 2026 07:01:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=216.150.161.24 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786690883; cv=none; b=p5B3ZasYoRCYjmIFrDRb4nkux6rU1rpkipi10n/Og44V0eoYeGIVGeyQgqKPP9tQjQC80EWvQ1la85V7u4MlHZp6XZ/39VdT5k3zuwK27C5d8Racrq5/Ft//YD3zDVWh2V87I3YE2TJjNhnMMPx8cIIHliXLenKFsPClGK3H8A8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786690883; c=relaxed/simple; bh=ihOZQ3CROarOys56TGMj0McBmXV08uqEFQOM/pi8Y70=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=T51QyoDh9HMgQ5PibjJUMbesQVTjnRHovnNsHr/+NJxTTplrnKeH4A+Z8r8r2QxV3kvXG0dQxF54ymotC9L8AynTnNMxDbv0VFiv9Tjq6xequwjYt4tgH92xLdLzK4Wmp2tz+LSww+qWczt0yvuNXzD8NsQIC0AExXUOPJRXZpU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=einfochips.com; spf=pass smtp.mailfrom=einfochips.com; dkim=pass (2048-bit key) header.d=einfochips.com header.i=@einfochips.com header.b=CCKppvus; arc=none smtp.client-ip=216.150.161.24 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=einfochips.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=einfochips.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=einfochips.com header.i=@einfochips.com header.b="CCKppvus" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=einfochips.com; i=@einfochips.com; l=20670; q=dns/txt; s=NAESA-Selector1; t=1786690881; x=1818226881; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=cKOjD0kHAgU5hnQRZdLMQ7hlnw3RXR6xgyOmv9GgTBI=; b=CCKppvusOrzQ1G2eh/Dza7vl+p5m9CjtWF5KFZrEofgBa4kPzlgVotUg IJRH34MXSnzEK3PrtUq0arU40896t/xJheT8JgZBE83UTd7PUG/W8jn3P UZAeR3C2TCLeLX0mTMjs6OWjV6gk4CvZOduKsYSm56OiwgVzDNYp0Xv32 hWmkznWRHUmhXPnW0n36N7GN3aREmX35fBhCNM+p/jxDKkO95LDBohoNI T73voxP+gU1ANvAd6SvpVG6hQVE6ivT6k3H4G1uvReU8fzlLJuXmeFES8 kr+SyOxFt2cTvxxWV1b13bzexePGDdNemMe+MhOTCEdcqFunokXcrZuJT Q==; X-CSE-ConnectionGUID: nrPI48bWR8SXp9BKLkfhVw== X-CSE-MsgGUID: sBWqAt4jSlWJFOGeQ/CxNA== X-IronPort-AV: E=Sophos;i="6.25,222,1779170400"; d="scan'208";a="119916451" Received: from unknown (HELO eicahmirelay01.einfochips.com) ([10.100.49.50]) by naesa04out.arrow.com with ESMTP; 14 Aug 2026 01:00:13 -0600 Received: from AHMCPU1888.localdomain ([172.25.5.100]) by eicahmirelay01.einfochips.com with Microsoft SMTPSVC(10.0.20348.1); Fri, 14 Aug 2026 12:30:07 +0530 From: Pinkesh Vaghela To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Andi Shyti , Mika Westerberg , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, Min Lin Cc: Yulin Lu , Samuel Holland , Darshan Prajapati , Pinkesh Vaghela , Pritesh Patel Subject: [PATCH v4 3/7] riscv: dts: eswin: eic7700: add pinctrl support Date: Fri, 14 Aug 2026 12:30:03 +0530 Message-Id: <20260814070007.1662455-4-pinkesh.vaghela@einfochips.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260814070007.1662455-1-pinkesh.vaghela@einfochips.com> References: <20260814070007.1662455-1-pinkesh.vaghela@einfochips.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-OriginalArrivalTime: 14 Aug 2026 07:00:07.0630 (UTC) FILETIME=[8A5DD6E0:01DD2BBA] Content-Type: text/plain; charset="utf-8" From: Yulin Lu Add pinctrl node and related pin configuration for EIC7700 SoC Co-developed-by: Pritesh Patel Signed-off-by: Pritesh Patel Signed-off-by: Yulin Lu Signed-off-by: Pinkesh Vaghela --- .../dts/eswin/eic7700-hifive-premier-p550.dts | 119 +++ .../riscv/boot/dts/eswin/eic7700-pinctrl.dtsi | 888 ++++++++++++++++++ arch/riscv/boot/dts/eswin/eic7700.dtsi | 5 + 3 files changed, 1012 insertions(+) create mode 100644 arch/riscv/boot/dts/eswin/eic7700-pinctrl.dtsi diff --git a/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts b/ar= ch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts index a5c76b14a38f..3101fd90d171 100644 --- a/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts +++ b/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts @@ -6,6 +6,7 @@ /dts-v1/; =20 #include "eic7700.dtsi" +#include "eic7700-pinctrl.dtsi" =20 / { compatible =3D "sifive,hifive-premier-p550", "eswin,eic7700"; @@ -18,6 +19,15 @@ aliases { chosen { stdout-path =3D "serial0:115200n8"; }; + + vcc_1v8: regulator-vcc1v8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc1v8"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; }; =20 &osc { @@ -25,10 +35,119 @@ &osc { clock-output-names =3D "osc_24m"; }; =20 +&gpio0_pins { + bias-disable; + input-enable; +}; + +&gpio5_pins { + bias-disable; + input-enable; +}; + +&gpio11_pins { + bias-disable; + input-enable; +}; + +&gpio14_pins { + bias-pull-up; + input-disable; +}; + +&gpio15_pins { + bias-disable; + input-enable; +}; + +&gpio28_pins { + bias-disable; + input-enable; +}; + +&gpio43_pins { + bias-disable; + input-disable; +}; + +&gpio71_pins { + bias-pull-up; + input-disable; +}; + +&gpio74_pins { + bias-pull-up; + input-disable; +}; + +&gpio76_pins { + bias-disable; + input-disable; +}; + +&gpio77_pins { + bias-pull-up; + input-disable; +}; + +&gpio79_pins { + bias-disable; + input-disable; +}; + +&gpio80_pins { + bias-pull-up; + input-disable; +}; + +&gpio82_pins { + bias-pull-up; + input-disable; +}; + +&gpio84_pins { + bias-disable; + input-disable; +}; + +&gpio85_pins { + bias-pull-up; + input-disable; +}; + +&gpio94_pins { + bias-disable; + input-disable; +}; + +&gpio106_pins { + bias-disable; + input-disable; +}; + +&gpio111_pins { + bias-disable; + input-disable; +}; + +&pinctrl { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&gpio0_pins>, <&gpio5_pins>, <&gpio11_pins>, + <&gpio14_pins>, <&gpio15_pins>, <&gpio28_pins>, <&gpio43_pins>, + <&gpio71_pins>, <&gpio74_pins>, <&gpio76_pins>, <&gpio77_pins>, + <&gpio79_pins>, <&gpio80_pins>, <&gpio82_pins>, <&gpio84_pins>, + <&gpio85_pins>, <&gpio94_pins>, <&gpio106_pins>, <&gpio111_pins>; + vrgmii-supply =3D <&vcc_1v8>; +}; + &uart0 { status =3D "okay"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&uart0_pins>; }; =20 &uart2 { status =3D "okay"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&uart2_pins>; }; diff --git a/arch/riscv/boot/dts/eswin/eic7700-pinctrl.dtsi b/arch/riscv/bo= ot/dts/eswin/eic7700-pinctrl.dtsi new file mode 100644 index 000000000000..2d655b442982 --- /dev/null +++ b/arch/riscv/boot/dts/eswin/eic7700-pinctrl.dtsi @@ -0,0 +1,888 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (c) 2025 Beijing ESWIN Computing Technology Co., Ltd. + * + * ESWIN's EIC7700 SoC pin-mux and pin-config options are listed as + * device tree nodes in this file. + * + * Authors: Yulin Lu + */ + +&pinctrl{ + default-pins-grp { + sata_act_led_pins: sata-act-led-pins{ + pins =3D "gpio27"; + function =3D "sata"; + }; + + emmc_led_ctrl_pins: emmc-led-ctrl-pins { + pins =3D "gpio29"; + function =3D "emmc"; + }; + + sd0_led_ctrl_pins: sd0-led-ctrl-pins { + pins =3D "gpio34"; + function =3D "sdio"; + }; + + sd1_led_ctrl_pins: sd1-led-ctrl-pins { + pins =3D "spi1_d2"; + function =3D "sdio"; + }; + + i2c6_pins: i2c6-pins { + pins =3D "uart1_cts", "uart1_rts"; + function =3D "i2c"; + }; + + i2c7_pins: i2c7-pins { + pins =3D "uart2_tx", "uart2_rx"; + function =3D "i2c"; + }; + + i2c9_pins: i2c9-pins { + pins =3D "spi1_d0", "spi1_d1"; + function =3D "i2c"; + }; + + pwm1_pins: pwm1-pins { + pins =3D "spi1_d3"; + function =3D "pwm"; + }; + + pwm2_pins: pwm2-pins { + pins =3D "spi1_cs1_n"; + function =3D "pwm"; + }; + + mipi_csi_xtrig0_pins: mipi-csi-xtrig0-pins { + pins =3D "gpio92"; + function =3D "mipi_csi"; + }; + + mipi_csi_xtrig1_pins: mipi-csi-xtrig1-pins { + pins =3D "gpio93"; + function =3D "mipi_csi"; + }; + + dual_spi2_pins: dual-spi2-pins { + pins =3D "spi2_cs0_n", "jtag0_tck", "jtag0_tms", "jtag0_tdi"; + function =3D "spi"; + }; + + quad_spi2_pins: quad-spi2-pins { + pins =3D "spi2_cs0_n", "spi2_cs1_n", "jtag0_tck", "jtag0_tms", + "jtag0_tdi", "jtag0_tdo", "gpio5"; + function =3D "spi"; + }; + + gpio1_pins: gpio1-pins { + pins =3D "jtag0_tck"; + function =3D "gpio"; + }; + + gpio2_pins: gpio2-pins { + pins =3D "jtag0_tms"; + function =3D "gpio"; + }; + + gpio3_pins: gpio3-pins { + pins =3D "jtag0_tdi"; + function =3D "gpio"; + }; + + gpio4_pins: gpio4-pins { + pins =3D "jtag0_tdo"; + function =3D "gpio"; + }; + + gpio6_pins: gpio6-pins { + pins =3D "spi2_cs0_n"; + function =3D "gpio"; + }; + + gpio7_pins: gpio7-pins { + pins =3D "jtag1_tck"; + function =3D "gpio"; + }; + + gpio8_pins: gpio8-pins { + pins =3D "jtag1_tms"; + function =3D "gpio"; + }; + + gpio9_pins: gpio9-pins { + pins =3D "jtag1_tdi"; + function =3D "gpio"; + }; + + gpio10_pins: gpio10-pins { + pins =3D "jtag1_tdo"; + function =3D "gpio"; + }; + + gpio12_pins: gpio12-pins { + pins =3D "spi2_cs1_n"; + function =3D "gpio"; + }; + + gpio13_pins: gpio13-pins { + pins =3D "mode_set0"; + function =3D "gpio"; + }; + + gpio14_pins: gpio14-pins { + pins =3D "mode_set1"; + function =3D "gpio"; + }; + + gpio15_pins: gpio15-pins { + pins =3D "mode_set2"; + function =3D "gpio"; + }; + + gpio16_pins: gpio16-pins { + pins =3D "mode_set3"; + function =3D "gpio"; + }; + + gpio17_pins: gpio17-pins { + pins =3D "jtag2_trst"; + function =3D "gpio"; + }; + + gpio18_pins: gpio18-pins { + pins =3D "i2s0_bclk"; + function =3D "gpio"; + }; + + gpio19_pins: gpio19-pins { + pins =3D "i2s0_wclk"; + function =3D "gpio"; + }; + + gpio20_pins: gpio20-pins { + pins =3D "i2s0_sdi"; + function =3D "gpio"; + }; + + gpio21_pins: gpio21-pins { + pins =3D "i2s0_sdo"; + function =3D "gpio"; + }; + + gpio22_pins: gpio22-pins { + pins =3D "i2s_mclk"; + function =3D "gpio"; + }; + + gpio23_pins: gpio23-pins { + pins =3D "i2s2_bclk"; + function =3D "gpio"; + }; + + gpio24_pins: gpio24-pins { + pins =3D "i2s2_wclk"; + function =3D "gpio"; + }; + + gpio25_pins: gpio25-pins { + pins =3D "i2s2_sdi"; + function =3D "gpio"; + }; + + gpio26_pins: gpio26-pins { + pins =3D "i2s2_sdo"; + function =3D "gpio"; + }; + + gpio29_pins: gpio29-pins { + pins =3D "gpio29"; + function =3D "gpio"; + }; + + gpio30_pins: gpio30-pins { + pins =3D "i2s1_bclk"; + function =3D "gpio"; + }; + + gpio31_pins: gpio31-pins { + pins =3D "i2s1_wclk"; + function =3D "gpio"; + }; + + gpio32_pins: gpio32-pins { + pins =3D "i2s1_sdi"; + function =3D "gpio"; + }; + + gpio33_pins: gpio33-pins { + pins =3D "i2s1_sdo"; + function =3D "gpio"; + }; + + gpio34_pins: gpio34-pins { + pins =3D "gpio34"; + function =3D "gpio"; + }; + + gpio35_pins: gpio35-pins { + pins =3D "spi1_cs0_n"; + function =3D "gpio"; + }; + + gpio36_pins: gpio36-pins { + pins =3D "spi1_clk"; + function =3D "gpio"; + }; + + gpio37_pins: gpio37-pins { + pins =3D "spi1_d0"; + function =3D "gpio"; + }; + + gpio38_pins: gpio38-pins { + pins =3D "spi1_d1"; + function =3D "gpio"; + }; + + gpio39_pins: gpio39-pins { + pins =3D "spi1_d2"; + function =3D "gpio"; + }; + + gpio40_pins: gpio40-pins { + pins =3D "spi1_d3"; + function =3D "gpio"; + }; + + gpio41_pins: gpio41-pins { + pins =3D "spi1_cs1_n"; + function =3D "gpio"; + }; + + gpio42_pins: gpio42-pins { + pins =3D "usb0_pwren"; + function =3D "gpio"; + }; + + gpio43_pins: gpio43-pins { + pins =3D "usb1_pwren"; + function =3D "gpio"; + }; + + gpio44_pins: gpio44-pins { + pins =3D "i2c0_scl"; + function =3D "gpio"; + }; + + gpio45_pins: gpio45-pins { + pins =3D "i2c0_sda"; + function =3D "gpio"; + }; + + gpio46_pins: gpio46-pins { + pins =3D "i2c1_scl"; + function =3D "gpio"; + }; + + gpio47_pins: gpio47-pins { + pins =3D "i2c1_sda"; + function =3D "gpio"; + }; + + gpio48_pins: gpio48-pins { + pins =3D "i2c2_scl"; + function =3D "gpio"; + }; + + gpio49_pins: gpio49-pins { + pins =3D "i2c2_sda"; + function =3D "gpio"; + }; + + gpio50_pins: gpio50-pins { + pins =3D "i2c3_scl"; + function =3D "gpio"; + }; + + gpio51_pins: gpio51-pins { + pins =3D "i2c3_sda"; + function =3D "gpio"; + }; + + gpio52_pins: gpio52-pins { + pins =3D "i2c4_scl"; + function =3D "gpio"; + }; + + gpio53_pins: gpio53-pins { + pins =3D "i2c4_sda"; + function =3D "gpio"; + }; + + gpio54_pins: gpio54-pins { + pins =3D "i2c5_scl"; + function =3D "gpio"; + }; + + gpio55_pins: gpio55-pins { + pins =3D "i2c5_sda"; + function =3D "gpio"; + }; + + gpio56_pins: gpio56-pins { + pins =3D "uart0_tx"; + function =3D "gpio"; + }; + + gpio57_pins: gpio57-pins { + pins =3D "uart0_rx"; + function =3D "gpio"; + }; + + gpio58_pins: gpio58-pins { + pins =3D "uart1_tx"; + function =3D "gpio"; + }; + + gpio59_pins: gpio59-pins { + pins =3D "uart1_rx"; + function =3D "gpio"; + }; + + gpio60_pins: gpio60-pins { + pins =3D "uart1_cts"; + function =3D "gpio"; + }; + + gpio61_pins: gpio61-pins { + pins =3D "uart1_rts"; + function =3D "gpio"; + }; + + gpio62_pins: gpio62-pins { + pins =3D "uart2_tx"; + function =3D "gpio"; + }; + + gpio63_pins: gpio63-pins { + pins =3D "uart2_rx"; + function =3D "gpio"; + }; + + gpio64_pins: gpio64-pins { + pins =3D "jtag2_tck"; + function =3D "gpio"; + }; + + gpio65_pins: gpio65-pins { + pins =3D "jtag2_tms"; + function =3D "gpio"; + }; + + gpio66_pins: gpio66-pins { + pins =3D "jtag2_tdi"; + function =3D "gpio"; + }; + + gpio67_pins: gpio67-pins { + pins =3D "jtag2_tdo"; + function =3D "gpio"; + }; + + gpio68_pins: gpio68-pins { + pins =3D "fan_pwm"; + function =3D "gpio"; + }; + + gpio69_pins: gpio69-pins { + pins =3D "fan_tach"; + function =3D "gpio"; + }; + + gpio70_pins: gpio70-pins { + pins =3D "mipi_csi0_xvs"; + function =3D "gpio"; + }; + + gpio71_pins: gpio71-pins { + pins =3D "mipi_csi0_xhs"; + function =3D "gpio"; + }; + + gpio72_pins: gpio72-pins { + pins =3D "mipi_csi0_mclk"; + function =3D "gpio"; + }; + + gpio73_pins: gpio73-pins { + pins =3D "mipi_csi1_xvs"; + function =3D "gpio"; + }; + + gpio74_pins: gpio74-pins { + pins =3D "mipi_csi1_xhs"; + function =3D "gpio"; + }; + + gpio75_pins: gpio75-pins { + pins =3D "mipi_csi1_mclk"; + function =3D "gpio"; + }; + + gpio76_pins: gpio76-pins { + pins =3D "mipi_csi2_xvs"; + function =3D "gpio"; + }; + + gpio77_pins: gpio77-pins { + pins =3D "mipi_csi2_xhs"; + function =3D "gpio"; + }; + + gpio78_pins: gpio78-pins { + pins =3D "mipi_csi2_mclk"; + function =3D "gpio"; + }; + + gpio79_pins: gpio79-pins { + pins =3D "mipi_csi3_xvs"; + function =3D "gpio"; + }; + + gpio80_pins: gpio80-pins { + pins =3D "mipi_csi3_xhs"; + function =3D "gpio"; + }; + + gpio81_pins: gpio81-pins { + pins =3D "mipi_csi3_mclk"; + function =3D "gpio"; + }; + + gpio82_pins: gpio82-pins { + pins =3D "mipi_csi4_xvs"; + function =3D "gpio"; + }; + + gpio83_pins: gpio83-pins { + pins =3D "mipi_csi4_xhs"; + function =3D "gpio"; + }; + + gpio84_pins: gpio84-pins { + pins =3D "mipi_csi4_mclk"; + function =3D "gpio"; + }; + + gpio85_pins: gpio85-pins { + pins =3D "mipi_csi5_xvs"; + function =3D "gpio"; + }; + + gpio86_pins: gpio86-pins { + pins =3D "mipi_csi5_xhs"; + function =3D "gpio"; + }; + + gpio87_pins: gpio87-pins { + pins =3D "mipi_csi5_mclk"; + function =3D "gpio"; + }; + + gpio88_pins: gpio88-pins { + pins =3D "spi3_cs_n"; + function =3D "gpio"; + }; + + gpio89_pins: gpio89-pins { + pins =3D "spi3_clk"; + function =3D "gpio"; + }; + + gpio90_pins: gpio90-pins { + pins =3D "spi3_di"; + function =3D "gpio"; + }; + + gpio91_pins: gpio91-pins { + pins =3D "spi3_do"; + function =3D "gpio"; + }; + + gpio92_pins: gpio92-pins { + pins =3D "gpio92"; + function =3D "gpio"; + }; + + gpio93_pins: gpio93-pins { + pins =3D "gpio93"; + function =3D "gpio"; + }; + + gpio94_pins: gpio94-pins { + pins =3D "s_mode"; + function =3D "gpio"; + }; + + gpio95_pins: gpio95-pins { + pins =3D "gpio95"; + function =3D "gpio"; + }; + + gpio96_pins: gpio96-pins { + pins =3D "spi0_cs_n"; + function =3D "gpio"; + }; + + gpio97_pins: gpio97-pins { + pins =3D "spi0_clk"; + function =3D "gpio"; + }; + + gpio98_pins: gpio98-pins { + pins =3D "spi0_d0"; + function =3D "gpio"; + }; + + gpio99_pins: gpio99-pins { + pins =3D "spi0_d1"; + function =3D "gpio"; + }; + + gpio100_pins: gpio100-pins { + pins =3D "spi0_d2"; + function =3D "gpio"; + }; + + gpio101_pins: gpio101-pins { + pins =3D "spi0_d3"; + function =3D "gpio"; + }; + + gpio102_pins: gpio102-pins { + pins =3D "i2c10_scl"; + function =3D "gpio"; + }; + + gpio103_pins: gpio103-pins { + pins =3D "i2c10_sda"; + function =3D "gpio"; + }; + + gpio104_pins: gpio104-pins { + pins =3D "i2c11_scl"; + function =3D "gpio"; + }; + + gpio105_pins: gpio105-pins { + pins =3D "i2c11_sda"; + function =3D "gpio"; + }; + + gpio107_pins: gpio107-pins { + pins =3D "boot_sel0"; + function =3D "gpio"; + }; + + gpio108_pins: gpio108-pins { + pins =3D "boot_sel1"; + function =3D "gpio"; + }; + + gpio109_pins: gpio109-pins { + pins =3D "boot_sel2"; + function =3D "gpio"; + }; + + gpio110_pins: gpio110-pins { + pins =3D "boot_sel3"; + function =3D "gpio"; + }; + + uart3_pins: uart3-pins { + pins =3D "gpio92", "gpio93"; + function =3D "uart"; + }; + + uart4_pins: uart4-pins { + pins =3D "spi1_d0", "spi1_d1"; + function =3D "uart"; + }; + + gpio0_pins: gpio0-pins { + pins =3D "gpio0"; + function =3D "gpio"; + }; + + gpio5_pins: gpio5-pins { + pins =3D "gpio5"; + function =3D "gpio"; + }; + + gpio11_pins: gpio11-pins { + pins =3D "gpio11"; + function =3D "gpio"; + }; + + gpio27_pins: gpio27-pins { + pins =3D "gpio27"; + function =3D "gpio"; + }; + + gpio28_pins: gpio28-pins { + pins =3D "gpio28"; + function =3D "gpio"; + }; + + gpio106_pins: gpio106-pins { + pins =3D "gpio106"; + function =3D "gpio"; + }; + + gpio111_pins: gpio111-pins { + pins =3D "gpio111"; + function =3D "gpio"; + }; + + chip_mode_pins: chip-mode-pins { + pins =3D "chip_mode"; + function =3D "chip_mode"; + }; + + sdio0_pins: sdio0-pins { + pins =3D "mode_set0", "mode_set1"; + function =3D "sdio"; + }; + + sdio1_pins: sdio1-pins { + pins =3D "mode_set2", "mode_set3"; + function =3D "sdio"; + }; + + jtag0_pins: jtag0-pins { + pins =3D "jtag0_tck", "jtag0_tms", "jtag0_tdi", "jtag0_tdo"; + function =3D "jtag"; + }; + + jtag1_pins: jtag1-pins { + pins =3D "jtag1_tck", "jtag1_tms", "jtag1_tdi", "jtag1_tdo"; + function =3D "jtag"; + }; + + jtag2_pins: jtag2-pins { + pins =3D "jtag2_trst", "jtag2_tck", "jtag2_tms", "jtag2_tdi", + "jtag2_tdo"; + function =3D "jtag"; + }; + + pcie_pins: pcie-pins { + pins =3D "pcie_clkreq_n", "pcie_wake_n", "pcie_perst_n"; + function =3D "pcie"; + }; + + hdmi_pins: hdmi-pins { + pins =3D "hdmi_scl", "hdmi_sda", "hdmi_cec"; + function =3D "hdmi"; + }; + + rgmii0_pins: rgmii0-pins { + pins =3D "rgmii0_clk_125", "rgmii0_txen", "rgmii0_txclk", "rgmii0_txd0", + "rgmii0_txd1", "rgmii0_txd2", "rgmii0_txd3", "rgmii0_rxclk", + "rgmii0_rxdv", "rgmii0_rxd0", "rgmii0_rxd1", "rgmii0_rxd2", + "rgmii0_rxd3", "rgmii0_mdc", "rgmii0_mdio", "rgmii0_intb"; + function =3D "rgmii"; + }; + + rgmii1_pins: rgmii1-pins { + pins =3D "rgmii1_clk_125", "rgmii1_txen", "rgmii1_txclk", "rgmii1_txd0", + "rgmii1_txd1", "rgmii1_txd2", "rgmii1_txd3", "rgmii1_rxclk", + "rgmii1_rxdv", "rgmii1_rxd0", "rgmii1_rxd1", "rgmii1_rxd2", + "rgmii1_rxd3", "rgmii1_mdc", "rgmii1_mdio", "rgmii1_intb"; + function =3D "rgmii"; + }; + + i2s0_pins: i2s0-pins { + pins =3D "i2s0_bclk", "i2s0_wclk", "i2s0_sdi", "i2s0_sdo", "i2s_mclk"; + function =3D "i2s"; + }; + + i2s1_pins: i2s1-pins { + pins =3D "i2s1_bclk", "i2s1_wclk", "i2s1_sdi", "i2s1_sdo", "i2s_mclk"; + function =3D "i2s"; + }; + + i2s2_pins: i2s2-pins { + pins =3D "i2s2_bclk", "i2s2_wclk", "i2s2_sdi", "i2s2_sdo", "i2s_mclk"; + function =3D "i2s"; + }; + + usb0_pwren_pins: usb0-pwren-pins { + pins =3D "usb0_pwren"; + function =3D "usb"; + }; + + usb1_pwren_pins: usb1-pwren-pins { + pins =3D "usb1_pwren"; + function =3D "usb"; + }; + + i2c0_pins: i2c0-pins { + pins =3D "i2c0_scl", "i2c0_sda"; + function =3D "i2c"; + }; + + i2c1_pins: i2c1-pins { + pins =3D "i2c1_scl", "i2c1_sda"; + function =3D "i2c"; + }; + + i2c2_pins: i2c2-pins { + pins =3D "i2c2_scl", "i2c2_sda"; + function =3D "i2c"; + }; + + i2c3_pins: i2c3-pins { + pins =3D "i2c3_scl", "i2c3_sda"; + function =3D "i2c"; + }; + + i2c4_pins: i2c4-pins { + pins =3D "i2c4_scl", "i2c4_sda"; + function =3D "i2c"; + }; + + i2c5_pins: i2c5-pins { + pins =3D "i2c5_scl", "i2c5_sda"; + function =3D "i2c"; + }; + + i2c8_pins: i2c8-pins { + pins =3D "gpio92", "gpio93"; + function =3D "i2c"; + }; + + i2c10_pins: i2c10-pins { + pins =3D "i2c10_scl", "i2c10_sda"; + function =3D "i2c"; + }; + + i2c11_pins: i2c11-pins { + pins =3D "i2c11_scl", "i2c11_sda"; + function =3D "i2c"; + }; + + uart0_pins: uart0-pins { + pins =3D "uart0_tx", "uart0_rx"; + function =3D "uart"; + }; + + uart1_pins: uart1-pins { + pins =3D "uart1_tx", "uart1_rx", "uart1_cts", "uart1_rts"; + function =3D "uart"; + }; + + uart2_pins: uart2-pins { + pins =3D "uart2_tx", "uart2_rx"; + function =3D "uart"; + }; + + fan_pwm_pins: fan-pwm-pins { + pins =3D "fan_pwm"; + function =3D "pwm"; + }; + + fan_tach_pins: fan-tach-pins { + pins =3D "fan_tach"; + function =3D "fan_tach"; + }; + + mipi_csi0_pins: mipi-csi0-pins { + pins =3D "mipi_csi0_xvs", "mipi_csi0_xhs", "mipi_csi0_mclk"; + function =3D "mipi_csi"; + }; + + mipi_csi1_pins: mipi-csi1-pins { + pins =3D "mipi_csi1_xvs", "mipi_csi1_xhs", "mipi_csi1_mclk"; + function =3D "mipi_csi"; + }; + + mipi_csi2_pins: mipi-csi2-pins { + pins =3D "mipi_csi2_xvs", "mipi_csi2_xhs", "mipi_csi2_mclk"; + function =3D "mipi_csi"; + }; + + mipi_csi3_pins: mipi-csi3-pins { + pins =3D "mipi_csi3_xvs", "mipi_csi3_xhs", "mipi_csi3_mclk"; + function =3D "mipi_csi"; + }; + + mipi_csi4_pins: mipi-csi4-pins { + pins =3D "mipi_csi4_xvs", "mipi_csi4_xhs", "mipi_csi4_mclk"; + function =3D "mipi_csi"; + }; + + mipi_csi5_pins: mipi-csi5-pins { + pins =3D "mipi_csi5_xvs", "mipi_csi5_xhs", "mipi_csi5_mclk"; + function =3D "mipi_csi"; + }; + + s_mode_pins: s-mode-pins { + pins =3D "s_mode"; + function =3D "s_mode"; + }; + + boot_sel0_pins: boot-sel0-pins { + pins =3D "boot_sel0"; + function =3D "boot_sel"; + }; + + boot_sel1_pins: boot-sel1-pins { + pins =3D "boot_sel1"; + function =3D "boot_sel"; + }; + + boot_sel2_pins: boot-sel2-pins { + pins =3D "boot_sel2"; + function =3D "boot_sel"; + }; + + boot_sel3_pins: boot-sel3-pins { + pins =3D "boot_sel3"; + function =3D "boot_sel"; + }; + + ddr_ref_clk_sel_pins: ddr-ref-clk-sel-pins { + pins =3D "gpio95"; + function =3D "ddr_ref_clk_sel"; + }; + + lpddr_ref_clk_pins: lpddr-ref-clk-pins { + pins =3D "lpddr_ref_clk"; + function =3D "lpddr_ref_clk"; + }; + + spi0_pins: spi0-pins { + pins =3D "spi0_cs_n", "spi0_clk", "spi0_d0", "spi0_d1", "spi0_d2", + "spi0_d3"; + function =3D "spi"; + }; + + dual_spi1_pins: dual-spi1-pins { + pins =3D "spi1_cs0_n", "spi1_clk", "spi1_d0", "spi1_d1"; + function =3D "spi"; + }; + + quad_spi1_pins: quad-spi1-pins { + pins =3D "spi1_cs0_n", "spi1_cs1_n", "spi1_clk", "spi1_d0", "spi1_d1", + "spi1_d2", "spi1_d3"; + function =3D "spi"; + }; + + spi3_pins: spi3-pins { + pins =3D "spi3_cs_n", "spi3_clk", "spi3_di", "spi3_do"; + function =3D "spi"; + }; + }; +}; diff --git a/arch/riscv/boot/dts/eswin/eic7700.dtsi b/arch/riscv/boot/dts/e= swin/eic7700.dtsi index b3a230870315..b16e3e28632c 100644 --- a/arch/riscv/boot/dts/eswin/eic7700.dtsi +++ b/arch/riscv/boot/dts/eswin/eic7700.dtsi @@ -349,6 +349,11 @@ gpioD: gpio-port@3 { }; }; =20 + pinctrl: pinctrl@51600080 { + compatible =3D "eswin,eic7700-pinctrl"; + reg =3D <0x0 0x51600080 0x0 0x1fff80>; + }; + clk: clock-controller@51828000 { compatible =3D "eswin,eic7700-clock"; reg =3D <0x0 0x51828000 0x0 0x300>; --=20 2.34.1 From nobody Tue Aug 25 14:34:38 2026 Received: from naesa04.arrow.com (naesa04.arrow.com [216.150.161.24]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 142CA3DEFE3; Fri, 14 Aug 2026 07:00:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=216.150.161.24 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786690818; cv=none; b=an7OSFUPKZZYu/8OHW4AM49BUK9OiefIMTveWHje3dou7GNLUJKYI1tsjmN6LDEQISqiBtK33nD/8EPMey2wyiEuLSIKeJ0Y4TPgh2eS053vyTLFzFQUxx5FXaTdDjM/VY5hn/WsBEZ/I9GvZkiKLW9mSmOcYwzPQ3sd5wxiCso= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786690818; c=relaxed/simple; bh=IgPFcaWjJKZXYSiDEOt9HHAeookxKAzELEI3gWtwbJ0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=H/GFbD0sMCSev7TPjiopEETeGeKLB9oa0nCO4o/AMl0qpnmOC4Nirb00J6zB0WktqfxPfoqMtOgJa8y3yjOIqcFTZC4aCr0Im5Pth/80Z45OQ7bfdzdiXQoiM7or/I48cvGQvX3Oc8BjTU42vjx4K6idHT4Ao1Oqom75DxZTCNg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=einfochips.com; spf=pass smtp.mailfrom=einfochips.com; dkim=pass (2048-bit key) header.d=einfochips.com header.i=@einfochips.com header.b=SZWa70Dr; arc=none smtp.client-ip=216.150.161.24 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=einfochips.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=einfochips.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=einfochips.com header.i=@einfochips.com header.b="SZWa70Dr" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=einfochips.com; i=@einfochips.com; l=1135; q=dns/txt; s=NAESA-Selector1; t=1786690817; x=1818226817; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=fhMulqfAdieip+w70VJod08BqyqQUojtyVidc3DwEBk=; b=SZWa70DroeVB239NCAUnvSlud5q3Kj9q0a4wpmJPzrev7hybZPU8IjHX 1RnzlX+3EgJ+FoZ+0wn3qThAI7F6c6IrSkwUy9BWxCb3MtbHq+swUQIc1 E9ZQPmPmyAoZVut5F38oHceA19JjY1bT+p7m7C5hzhc50g2cBuIt21A52 X/7V1zqjinmzIWN6arzfRpnwBa1AgaFHLZl8JgNLeYfuQaBUSID/+y1Cf +b65jove9p0RNiwla3jM+tHBBJwRhKKBBna52aKS15A4YXq6YiZc/Fb0x 1wFdV9ZyliaeHzTu4Ab6coxQUWMMqwtzjCBiYEM0Oq5oekr1sqFhR8x4P g==; X-CSE-ConnectionGUID: eyqVmTPxQGu3h8r8hgbteg== X-CSE-MsgGUID: wLqyug9VSuOqI8oTtyzv0Q== X-IronPort-AV: E=Sophos;i="6.25,222,1779170400"; d="scan'208";a="119916466" Received: from unknown (HELO eicahmirelay01.einfochips.com) ([10.100.49.50]) by naesa04out.arrow.com with ESMTP; 14 Aug 2026 01:00:15 -0600 Received: from AHMCPU1888.localdomain ([172.25.5.100]) by eicahmirelay01.einfochips.com with Microsoft SMTPSVC(10.0.20348.1); Fri, 14 Aug 2026 12:30:07 +0530 From: Pinkesh Vaghela To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Andi Shyti , Mika Westerberg , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, Min Lin Cc: Yulin Lu , Samuel Holland , Darshan Prajapati , Pinkesh Vaghela , Pritesh Patel Subject: [PATCH v4 4/7] riscv: dts: eswin: add hsp bus node Date: Fri, 14 Aug 2026 12:30:04 +0530 Message-Id: <20260814070007.1662455-5-pinkesh.vaghela@einfochips.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260814070007.1662455-1-pinkesh.vaghela@einfochips.com> References: <20260814070007.1662455-1-pinkesh.vaghela@einfochips.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-OriginalArrivalTime: 14 Aug 2026 07:00:07.0708 (UTC) FILETIME=[8A69BDC0:01DD2BBA] Content-Type: text/plain; charset="utf-8" Add an HSP bus node to manage the HSP CFG clock used by HSP peripherals. This clock is required for accessing both the HSP CSR registers and the register spaces of HSP peripheral devices. Signed-off-by: Pinkesh Vaghela --- arch/riscv/boot/dts/eswin/eic7700.dtsi | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/arch/riscv/boot/dts/eswin/eic7700.dtsi b/arch/riscv/boot/dts/e= swin/eic7700.dtsi index b16e3e28632c..771a88645d83 100644 --- a/arch/riscv/boot/dts/eswin/eic7700.dtsi +++ b/arch/riscv/boot/dts/eswin/eic7700.dtsi @@ -252,6 +252,19 @@ plic: interrupt-controller@c000000 { #interrupt-cells =3D <1>; }; =20 + hsp: bus@50400000 { + compatible =3D "simple-pm-bus"; + ranges =3D <0x0 0x50400000 0x0 0x50400000 0x0 0xa0000>; + clocks =3D <&clk EIC7700_CLK_GATE_HSP_CFG_CLK>; + #address-cells =3D <2>; + #size-cells =3D <2>; + + syscon: syscon@50440000 { + compatible =3D "eswin,eic7700-syscfg", "syscon"; + reg =3D <0x0 0x50440000 0x0 0x2000>; + }; + }; + uart0: serial@50900000 { compatible =3D "snps,dw-apb-uart"; reg =3D <0x0 0x50900000 0x0 0x10000>; --=20 2.34.1 From nobody Tue Aug 25 14:34:38 2026 Received: from naesa04.arrow.com (naesa04.arrow.com [216.150.161.24]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5E2F23E022D; Fri, 14 Aug 2026 07:00:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=216.150.161.24 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786690819; cv=none; b=TktsJRblwGTtZox0q4jy72Jr+SathfbOv1hN4oNZo4Fe1Mrxc6FN+0xtNcyX2skByYFdqqBWZ0EYEl/o+36vjMYjNqWGmHGmHlXjYF1R0bPwis0nUXt5yrWS2gfaG2n0IoSJKI/7u8J4FPRT8Qn1cYIt3pCM1ikHl2+rWLkShc0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786690819; c=relaxed/simple; bh=zhMkW4peb4ffgzKBsDrgfAIZ4eDoQR3OisNYIwJRv90=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=G/HLMApbGrzEgm3HF+drh3MWIdbyJOWpRcChegQGlob59k8Y1PbK2Kxju2Yl07AlX+wY13gToWCfuQstM7ednfyj+LlQjnjaiUExx2lE1sxVEhMHVIRW/PG8IUuZw7FQznmXmftBoP+Nni6tETHjSaLmZcCuimecfZvzoxSTM2w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=einfochips.com; spf=pass smtp.mailfrom=einfochips.com; dkim=pass (2048-bit key) header.d=einfochips.com header.i=@einfochips.com header.b=gT6MMdvF; arc=none smtp.client-ip=216.150.161.24 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=einfochips.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=einfochips.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=einfochips.com header.i=@einfochips.com header.b="gT6MMdvF" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=einfochips.com; i=@einfochips.com; l=1013; q=dns/txt; s=NAESA-Selector1; t=1786690818; x=1818226818; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=RFCB65wa4dZGmLVFZqs+LWJsSkVireZtnJei79QMCq4=; b=gT6MMdvFjqgTiXFgBvv8AWE2NciPbk5lxhsoSqDKE95SFJm03x/0FLBY PTpFGJn0chx9pGJjnwWmt6+afIGDssfort7oA0jmueblHB3gE9XBJg4X6 j7mxrDkrwV6hXRCj65ka7/O6iO6tGCZndMY2S48fTwQnAGJrc18JyLJO1 UvA39dgQ34FhxTyxfD+QrdfSJzIWhyhIQw0TJp2bwFMjL6MUxPUaO3WGR fv18wQ9AtSWV8JOnC4UAkY8tpRzD9axBdirtQ/71ihN1NcXDw7IKCzJbx 6cuaj/sFgvxEpOKdMwQSikQHI97z73rADWVEbV+53Zuv458dwTp6iuCYE Q==; X-CSE-ConnectionGUID: dWPD+P3bTmm+KNu0fSjBAw== X-CSE-MsgGUID: Y8YugGPeSlq5jSTMfOMHJw== X-IronPort-AV: E=Sophos;i="6.25,222,1779170400"; d="scan'208";a="119916477" Received: from unknown (HELO eicahmirelay01.einfochips.com) ([10.100.49.50]) by naesa04out.arrow.com with ESMTP; 14 Aug 2026 01:00:17 -0600 Received: from AHMCPU1888.localdomain ([172.25.5.100]) by eicahmirelay01.einfochips.com with Microsoft SMTPSVC(10.0.20348.1); Fri, 14 Aug 2026 12:30:07 +0530 From: Pinkesh Vaghela To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Andi Shyti , Mika Westerberg , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, Min Lin Cc: Yulin Lu , Samuel Holland , Darshan Prajapati , Pinkesh Vaghela , Pritesh Patel Subject: [PATCH v4 5/7] dt-bindings: i2c: dw: add ESWIN EIC7700 SoC I2C controller Date: Fri, 14 Aug 2026 12:30:05 +0530 Message-Id: <20260814070007.1662455-6-pinkesh.vaghela@einfochips.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260814070007.1662455-1-pinkesh.vaghela@einfochips.com> References: <20260814070007.1662455-1-pinkesh.vaghela@einfochips.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-OriginalArrivalTime: 14 Aug 2026 07:00:07.0755 (UTC) FILETIME=[8A70E9B0:01DD2BBA] Content-Type: text/plain; charset="utf-8" From: Pritesh Patel Add compatible string for the DesignWare-based I2C controllers present in ESWIN EIC7700 SoC. Signed-off-by: Pritesh Patel Acked-by: Conor Dooley Acked-by: Mika Westerberg Signed-off-by: Pinkesh Vaghela --- Documentation/devicetree/bindings/i2c/snps,designware-i2c.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/i2c/snps,designware-i2c.yaml= b/Documentation/devicetree/bindings/i2c/snps,designware-i2c.yaml index 467bdcbb8538..ea3d4d4c299f 100644 --- a/Documentation/devicetree/bindings/i2c/snps,designware-i2c.yaml +++ b/Documentation/devicetree/bindings/i2c/snps,designware-i2c.yaml @@ -40,6 +40,7 @@ properties: - const: snps,designware-i2c - items: - enum: + - eswin,eic7700-i2c - mobileye,eyeq6lplus-i2c - mscc,ocelot-i2c - sophgo,sg2044-i2c --=20 2.34.1 From nobody Tue Aug 25 14:34:38 2026 Received: from naesa04.arrow.com (naesa04.arrow.com [216.150.161.24]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9B2153E0724; Fri, 14 Aug 2026 07:00:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=216.150.161.24 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786690821; cv=none; b=tZ+SU9wDh+Ccm1VIF+HJMN+43t3tSoECmnzzS4YOfZdsMbMzFqlPaeEoCVpKYFfJE4sESefiHZFjUR45F1kJOAFkNKTFpvI4zQZQXhkoDUzmhZQB3dR6WzYb/ygQWvd0vektr/xoTPbiELl8D4qdipR/Ycn+2RVtfNtMuQdcJpo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786690821; c=relaxed/simple; bh=uDdqV9qk0KIGigukzEA4iE+WgNX9YlT/0Vt4zarFFUk=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=PD2nSYBugVYS6OlDNZr+Esv5AaQLJAHFCDwCJa9M+UWjX+LIhby1oG6zTpNhll3pXay7MqIoljB8Vc+Bkk9drjePOcGR4V4lUl3kF2QRU37FN1YlzEtcK+7hrkG2pYkoe8O0e6Ihr69h0jSeOk3553lxP21btnIuvgs5u7aO64U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=einfochips.com; spf=pass smtp.mailfrom=einfochips.com; dkim=pass (2048-bit key) header.d=einfochips.com header.i=@einfochips.com header.b=r7CO4rcE; arc=none smtp.client-ip=216.150.161.24 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=einfochips.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=einfochips.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=einfochips.com header.i=@einfochips.com header.b="r7CO4rcE" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=einfochips.com; i=@einfochips.com; l=6796; q=dns/txt; s=NAESA-Selector1; t=1786690820; x=1818226820; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=rOKtpkTGdGns0ETXwiHN9NnoyHI2qk15A30U1lqOXGQ=; b=r7CO4rcE9UUiM6QItWkpHPVsLsEmUrDKN2JNCxaVLUsQjuqUjo64lwNb UZ9EaYPIsKWNtFdtTFZ2Mrpz/2zj89+dJ9hoEn0jPkclULziqvY5OpOG+ T9VqlQYKLVZERh2KWmGRdTmVHcPO1Lh7cM1RbMtHkFrs7Tsn7O3iA02kL DNL4O0q6bcGvqHsbUKnckuFFXDww16b5QWnlZa5BmdfIYjCOe2Oa6AjkA ZBt35gyIIY4uv6kJa9wQZHqs7BZQ0aWbjRceKUmZ6lV1Q/tnhcWVdX0OR +09XIy7UwAltNjtL+576X/B/OdaoVDEoQgamuaYD0HPvO7vOvYgCREV+l A==; X-CSE-ConnectionGUID: bSkCNarWRZmRfzWdt/xJ/A== X-CSE-MsgGUID: t3Y9PiUERom2Eannkjsg7Q== X-IronPort-AV: E=Sophos;i="6.25,222,1779170400"; d="scan'208";a="119916485" Received: from unknown (HELO eicahmirelay01.einfochips.com) ([10.100.49.50]) by naesa04out.arrow.com with ESMTP; 14 Aug 2026 01:00:18 -0600 Received: from AHMCPU1888.localdomain ([172.25.5.100]) by eicahmirelay01.einfochips.com with Microsoft SMTPSVC(10.0.20348.1); Fri, 14 Aug 2026 12:30:07 +0530 From: Pinkesh Vaghela To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Andi Shyti , Mika Westerberg , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, Min Lin Cc: Yulin Lu , Samuel Holland , Darshan Prajapati , Pinkesh Vaghela , Pritesh Patel Subject: [PATCH v4 6/7] riscv: dts: eswin: add I2C controller support Date: Fri, 14 Aug 2026 12:30:06 +0530 Message-Id: <20260814070007.1662455-7-pinkesh.vaghela@einfochips.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260814070007.1662455-1-pinkesh.vaghela@einfochips.com> References: <20260814070007.1662455-1-pinkesh.vaghela@einfochips.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-OriginalArrivalTime: 14 Aug 2026 07:00:07.0787 (UTC) FILETIME=[8A75CBB0:01DD2BBA] Content-Type: text/plain; charset="utf-8" From: Pritesh Patel Add I2C nodes for EIC7700 SoC. Also add nodes for corresponding slave devices in dts file and enable them for HiFive Premier P550 board Signed-off-by: Pritesh Patel Signed-off-by: Pinkesh Vaghela --- .../dts/eswin/eic7700-hifive-premier-p550.dts | 56 +++++++ arch/riscv/boot/dts/eswin/eic7700.dtsi | 156 ++++++++++++++++++ 2 files changed, 212 insertions(+) diff --git a/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts b/ar= ch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts index 3101fd90d171..5dddcf13fd25 100644 --- a/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts +++ b/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts @@ -130,6 +130,62 @@ &gpio111_pins { input-disable; }; =20 +&aon_i2c0 { + status =3D "okay"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c10_pins>; + + eeprom@50 { + compatible =3D "atmel,24c02"; + reg =3D <0x50>; + }; +}; + +&aon_i2c1 { + status =3D "okay"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c11_pins>; + + adc@10 { + compatible =3D "microchip,pac1934"; + reg =3D <0x10>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + channel@1 { + reg =3D <0x1>; + shunt-resistor-micro-ohms =3D <1000>; + label =3D "VDD_SOM"; + }; + + channel@2 { + reg =3D <0x2>; + shunt-resistor-micro-ohms =3D <1000>; + label =3D "VDD_SOC"; + }; + + channel@3 { + reg =3D <0x3>; + shunt-resistor-micro-ohms =3D <1000>; + label =3D "VDD_CPU"; + }; + + channel@4 { + reg =3D <0x4>; + shunt-resistor-micro-ohms =3D <1000>; + label =3D "VDD_LPDDR"; + }; + }; + + power-sensor@44 { + compatible =3D "ti,ina226"; + reg =3D <0x44>; + #io-channel-cells =3D <1>; + label =3D "sys_power"; + shunt-resistor =3D <1000>; + }; +}; + &pinctrl { pinctrl-names =3D "default"; pinctrl-0 =3D <&gpio0_pins>, <&gpio5_pins>, <&gpio11_pins>, diff --git a/arch/riscv/boot/dts/eswin/eic7700.dtsi b/arch/riscv/boot/dts/e= swin/eic7700.dtsi index 771a88645d83..c13432d14504 100644 --- a/arch/riscv/boot/dts/eswin/eic7700.dtsi +++ b/arch/riscv/boot/dts/eswin/eic7700.dtsi @@ -315,6 +315,162 @@ uart4: serial@50940000 { status =3D "disabled"; }; =20 + i2c0: i2c@50950000 { + compatible =3D "eswin,eic7700-i2c", "snps,designware-i2c"; + reg =3D <0x0 0x50950000 0x0 0x8000>; + interrupts =3D <105>; + clocks =3D <&clk EIC7700_CLK_GATE_LSP_I2C0_PCLK>; + clock-names =3D "ref"; + clock-frequency =3D <100000>; + resets =3D <&reset EIC7700_RESET_I2C0>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + + i2c1: i2c@50960000 { + compatible =3D "eswin,eic7700-i2c", "snps,designware-i2c"; + reg =3D <0x0 0x50960000 0x0 0x8000>; + interrupts =3D <106>; + clocks =3D <&clk EIC7700_CLK_GATE_LSP_I2C1_PCLK>; + clock-names =3D "ref"; + clock-frequency =3D <100000>; + resets =3D <&reset EIC7700_RESET_I2C1>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + + i2c2: i2c@50970000 { + compatible =3D "eswin,eic7700-i2c", "snps,designware-i2c"; + reg =3D <0x0 0x50970000 0x0 0x8000>; + interrupts =3D <107>; + clocks =3D <&clk EIC7700_CLK_GATE_LSP_I2C2_PCLK>; + clock-names =3D "ref"; + clock-frequency =3D <100000>; + resets =3D <&reset EIC7700_RESET_I2C2>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + + i2c3: i2c@50980000 { + compatible =3D "eswin,eic7700-i2c", "snps,designware-i2c"; + reg =3D <0x0 0x50980000 0x0 0x8000>; + interrupts =3D <108>; + clocks =3D <&clk EIC7700_CLK_GATE_LSP_I2C3_PCLK>; + clock-names =3D "ref"; + clock-frequency =3D <100000>; + resets =3D <&reset EIC7700_RESET_I2C3>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + + i2c4: i2c@50990000 { + compatible =3D "eswin,eic7700-i2c", "snps,designware-i2c"; + reg =3D <0x0 0x50990000 0x0 0x8000>; + interrupts =3D <109>; + clocks =3D <&clk EIC7700_CLK_GATE_LSP_I2C4_PCLK>; + clock-names =3D "ref"; + clock-frequency =3D <100000>; + resets =3D <&reset EIC7700_RESET_I2C4>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + + i2c5: i2c@509a0000 { + compatible =3D "eswin,eic7700-i2c", "snps,designware-i2c"; + reg =3D <0x0 0x509a0000 0x0 0x8000>; + interrupts =3D <110>; + clocks =3D <&clk EIC7700_CLK_GATE_LSP_I2C5_PCLK>; + clock-names =3D "ref"; + clock-frequency =3D <100000>; + resets =3D <&reset EIC7700_RESET_I2C5>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + + i2c6: i2c@509b0000 { + compatible =3D "eswin,eic7700-i2c", "snps,designware-i2c"; + reg =3D <0x0 0x509b0000 0x0 0x8000>; + interrupts =3D <111>; + clocks =3D <&clk EIC7700_CLK_GATE_LSP_I2C6_PCLK>; + clock-names =3D "ref"; + clock-frequency =3D <100000>; + resets =3D <&reset EIC7700_RESET_I2C6>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + + i2c7: i2c@509c0000 { + compatible =3D "eswin,eic7700-i2c", "snps,designware-i2c"; + reg =3D <0x0 0x509c0000 0x0 0x8000>; + interrupts =3D <112>; + clocks =3D <&clk EIC7700_CLK_GATE_LSP_I2C7_PCLK>; + clock-names =3D "ref"; + clock-frequency =3D <100000>; + resets =3D <&reset EIC7700_RESET_I2C7>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + + i2c8: i2c@509d0000 { + compatible =3D "eswin,eic7700-i2c", "snps,designware-i2c"; + reg =3D <0x0 0x509d0000 0x0 0x8000>; + interrupts =3D <113>; + clocks =3D <&clk EIC7700_CLK_GATE_LSP_I2C8_PCLK>; + clock-names =3D "ref"; + clock-frequency =3D <100000>; + resets =3D <&reset EIC7700_RESET_I2C8>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + + i2c9: i2c@509e0000 { + compatible =3D "eswin,eic7700-i2c", "snps,designware-i2c"; + reg =3D <0x0 0x509e0000 0x0 0x8000>; + interrupts =3D <114>; + clocks =3D <&clk EIC7700_CLK_GATE_LSP_I2C9_PCLK>; + clock-names =3D "ref"; + clock-frequency =3D <100000>; + resets =3D <&reset EIC7700_RESET_I2C9>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + + aon_i2c0: i2c@51830000 { + compatible =3D "eswin,eic7700-i2c", "snps,designware-i2c"; + reg =3D <0x0 0x51830000 0x0 0x8000>; + interrupts =3D <290>; + clocks =3D <&clk EIC7700_CLK_GATE_AON_I2C0_PCLK>; + clock-names =3D "ref"; + clock-frequency =3D <100000>; + resets =3D <&reset EIC7700_RESET_ANO0>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + + aon_i2c1: i2c@51838000 { + compatible =3D "eswin,eic7700-i2c", "snps,designware-i2c"; + reg =3D <0x0 0x51838000 0x0 0x8000>; + interrupts =3D <291>; + clocks =3D <&clk EIC7700_CLK_GATE_AON_I2C1_PCLK>; + clock-names =3D "ref"; + clock-frequency =3D <100000>; + resets =3D <&reset EIC7700_RESET_ANO1>; + #address-cells =3D <1>; + #size-cells =3D <0>; + status =3D "disabled"; + }; + gpio@51600000 { compatible =3D "snps,dw-apb-gpio"; reg =3D <0x0 0x51600000 0x0 0x80>; --=20 2.34.1 From nobody Tue Aug 25 14:34:38 2026 Received: from naesa04.arrow.com (naesa04.arrow.com [216.150.161.24]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 463213E1D08; Fri, 14 Aug 2026 07:00:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=216.150.161.24 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786690822; cv=none; b=qH5aJUFsccJayxFMmQ7UkACiXgcThTT3EsAtJIV1mHE58BUzNeYhAaj0+LfAvMcIocjF4L9MNdrdC7QLTmdl0svC57vS7eGc7+tvYV9/z5J6HvgLovRKZEstGPFAMpbV9FsYxwYdT1ooLy4XLuR3VMx3VY8+rN+cOxY56siLeeg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786690822; c=relaxed/simple; bh=GmibCSG1czEh4eM32+v3ST+nPO+iDZcFxLpO9psyBK0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=RYp/ruWYsXsSE0qOpyLuI4+VPU3PV9b6ghS3CGEda9I4killcn9ilu82NpgLPM5CEAkSfUfYPHH71iGLefsOF/koRcPsPmouUm/m5XG8YQ251T1lJ//R/r5VoP3L3fhXG+3ZDZdJZ4iPAx7NNSPdflGswTk7G2oY1k9GKgL/pCc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=einfochips.com; spf=pass smtp.mailfrom=einfochips.com; dkim=pass (2048-bit key) header.d=einfochips.com header.i=@einfochips.com header.b=acG93n+6; arc=none smtp.client-ip=216.150.161.24 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=einfochips.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=einfochips.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=einfochips.com header.i=@einfochips.com header.b="acG93n+6" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=einfochips.com; i=@einfochips.com; l=2469; q=dns/txt; s=NAESA-Selector1; t=1786690821; x=1818226821; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=zWjc0zDm2XCS4I4d7OAmZbsTMJxQhD/sBavgsjk79Ho=; b=acG93n+6lewcnYlwwpjfKveEfldvl8QU5OUMQgkASs6xGjLnqfCy0pMQ e1ZoAJqjx8QXU73lN1+FNaOANjjO0iLGK980HVSmab+5tyuowicG+4Fjb 65VB7r/bmKQHNKOxSgZW8pN6N7JIm9y+18IPXSXEgQMSNCDn0BoPJxLm8 injM0lMR7pW5FLdzSTIxOueAQWCVpNA0xisZJ4E1m1ffiMByU4gFsOvLa /FZbUXOtDlAORf99YuLGTElj4V4FjjAUQsVUhsSeP0ICD0rnSKb4VQEoW v57N3K7HEMEpIMkraqbMDxHNG5vlC1CANZnhLF4dMBzoqVOd1YT82GMbq Q==; X-CSE-ConnectionGUID: nnH5iGmoTMmuxxXu1OzYng== X-CSE-MsgGUID: 4Cot5nFZQiSwVp5knSQMSA== X-IronPort-AV: E=Sophos;i="6.25,222,1779170400"; d="scan'208";a="119916488" Received: from unknown (HELO eicahmirelay01.einfochips.com) ([10.100.49.50]) by naesa04out.arrow.com with ESMTP; 14 Aug 2026 01:00:20 -0600 Received: from AHMCPU1888.localdomain ([172.25.5.100]) by eicahmirelay01.einfochips.com with Microsoft SMTPSVC(10.0.20348.1); Fri, 14 Aug 2026 12:30:07 +0530 From: Pinkesh Vaghela To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Andi Shyti , Mika Westerberg , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, Min Lin Cc: Yulin Lu , Samuel Holland , Darshan Prajapati , Pinkesh Vaghela , Pritesh Patel Subject: [PATCH v4 7/7] riscv: dts: eswin: add watchdog support Date: Fri, 14 Aug 2026 12:30:07 +0530 Message-Id: <20260814070007.1662455-8-pinkesh.vaghela@einfochips.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260814070007.1662455-1-pinkesh.vaghela@einfochips.com> References: <20260814070007.1662455-1-pinkesh.vaghela@einfochips.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-OriginalArrivalTime: 14 Aug 2026 07:00:07.0833 (UTC) FILETIME=[8A7CD090:01DD2BBA] Content-Type: text/plain; charset="utf-8" From: Pritesh Patel Add watchdog node for ESWIN EIC7700 SoC and enable them for HiFive Premier P550 board Signed-off-by: Pritesh Patel Signed-off-by: Pinkesh Vaghela --- .../dts/eswin/eic7700-hifive-premier-p550.dts | 16 ++++++++ arch/riscv/boot/dts/eswin/eic7700.dtsi | 40 +++++++++++++++++++ 2 files changed, 56 insertions(+) diff --git a/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts b/ar= ch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts index 5dddcf13fd25..103c3dab184f 100644 --- a/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts +++ b/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts @@ -207,3 +207,19 @@ &uart2 { pinctrl-names =3D "default"; pinctrl-0 =3D <&uart2_pins>; }; + +&wdt0 { + status =3D "okay"; +}; + +&wdt1 { + status =3D "okay"; +}; + +&wdt2 { + status =3D "okay"; +}; + +&wdt3 { + status =3D "okay"; +}; diff --git a/arch/riscv/boot/dts/eswin/eic7700.dtsi b/arch/riscv/boot/dts/e= swin/eic7700.dtsi index c13432d14504..f873e9eeb929 100644 --- a/arch/riscv/boot/dts/eswin/eic7700.dtsi +++ b/arch/riscv/boot/dts/eswin/eic7700.dtsi @@ -265,6 +265,46 @@ syscon: syscon@50440000 { }; }; =20 + wdt0: watchdog@50800000 { + compatible =3D "snps,dw-wdt"; + reg =3D <0x0 0x50800000 0x0 0x4000>; + interrupts =3D <87>; + clocks =3D <&clk EIC7700_CLK_GATE_LSP_WDT0_PCLK>; + clock-names =3D "tclk"; + resets =3D <&reset EIC7700_RESET_WDT0>; + status =3D "disabled"; + }; + + wdt1: watchdog@50804000 { + compatible =3D "snps,dw-wdt"; + reg =3D <0x0 0x50804000 0x0 0x4000>; + interrupts =3D <88>; + clocks =3D <&clk EIC7700_CLK_GATE_LSP_WDT1_PCLK>; + clock-names =3D "tclk"; + resets =3D <&reset EIC7700_RESET_WDT1>; + status =3D "disabled"; + }; + + wdt2: watchdog@50808000 { + compatible =3D "snps,dw-wdt"; + reg =3D <0x0 0x50808000 0x0 0x4000>; + interrupts =3D <89>; + clocks =3D <&clk EIC7700_CLK_GATE_LSP_WDT2_PCLK>; + clock-names =3D "tclk"; + resets =3D <&reset EIC7700_RESET_WDT2>; + status =3D "disabled"; + }; + + wdt3: watchdog@5080c000 { + compatible =3D "snps,dw-wdt"; + reg =3D <0x0 0x5080c000 0x0 0x4000>; + interrupts =3D <90>; + clocks =3D <&clk EIC7700_CLK_GATE_LSP_WDT3_PCLK>; + clock-names =3D "tclk"; + resets =3D <&reset EIC7700_RESET_WDT3>; + status =3D "disabled"; + }; + uart0: serial@50900000 { compatible =3D "snps,dw-apb-uart"; reg =3D <0x0 0x50900000 0x0 0x10000>; --=20 2.34.1