From nobody Tue Sep 29 05:35:48 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 762F837F00F for ; Wed, 12 Aug 2026 07:27:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786519666; cv=none; b=OkNCsYnURKUuJSTbR7qycmScslSNa9cG9YbDNmPRTvwHywKba85A5oZvevY5Dy6DpqqTIqeoZ9iikE04rcXi7BqIqVItOGlikHbL69h6d1qP0KJheUQ36srreyVAlZXlNf4yftjzQd1O+LmP2f5qAHQ6+o1ZLKUtbPCwXb1wKvs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786519666; c=relaxed/simple; bh=oiaWagE5xaYH7iMDdYzFSg50r7mFMXYroGJqTuc6O5Y=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ZzkcdTt74x4OohygSmR1ChWzE/Qvj0y8MrRedb1COlTO41/j59rNZPHGt/mzEnZobI3AjkFnDzOzjdlr4YIpaBYLyePlm2QBUaoXtZXhDg16twez41FAkEKzZSsmb0fpU7hyS1iMGDn9n9kUY1lb0R5aGe4ia0MQGlz7YWx0/OU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=OMi+Eoqa; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=FHCzeMTL; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="OMi+Eoqa"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="FHCzeMTL" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67C62O3u2872353 for ; Wed, 12 Aug 2026 07:27:43 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= b+mZbHkGXmAXG4NbvzFIayuY+86nm/e/EAUA89q/Pvw=; b=OMi+Eoqaa6N1tHIJ Y8taCfkOYM3yzMPDyawoLYD+F8INGl5W2hCGc+uxYuSWL9uFM818T5LFcmXVeUui jfsbLLhXOKumvRhx59gD8Z5Y6xVf8YxbSfdPzeFN3ywAaUaMdRtVnwHXWpoZbi+H RKsDPJlHVY7XbbUSwmrG9wM+sISGN2wfNd5vvnaENZD7Si9eb1Si1COt23xcAYuE ZTQDYx0AIMbkxM9W39o53HbKbjbovJaFYCcnWposRwJu7cVS6DIKShRrgqQorwuE j/R2k3bOwFiqq00c5IHmhsd9P0Bq47dO1xP6BxX3G0k9Tr0cRR8PLd1Sq/i0D+eu +DcZyg== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4g0hj1gp3y-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 12 Aug 2026 07:27:43 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-381250979d5so864631a91.0 for ; Wed, 12 Aug 2026 00:27:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1786519662; x=1787124462; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=b+mZbHkGXmAXG4NbvzFIayuY+86nm/e/EAUA89q/Pvw=; b=FHCzeMTLaFr0zBVEqkC8ggoaMn9OhoHO76RXjioHFERx/WSXQO0QH43rKJkcj8+O/h rQlY3w79zXfa4mVM6yxi3pIHiAsUNgEDvIm5ORgwovgXrLPTcb2ViGwi8r90VIn5NjgL ULvR/UzoWvpeL91M3SOqA+wlWtR8+LoSzABvenW/N1AF32HRQJw/l6vcxFjLXiow4ht4 289iUI8v0YvOoTapP6mQ+WRXt1p+6W+2NmN2QN6cA/KSC60IRDwPrHkoHUPTdI90u28O eXrPue/ULc2iVi9oYJHUdP3dykcRoirx2NwMejNmBEJTYMoAj6mwglJEQ42N3THk90XJ EZMw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786519662; x=1787124462; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=b+mZbHkGXmAXG4NbvzFIayuY+86nm/e/EAUA89q/Pvw=; b=UhUqecBmQEe06doEpVuJncOunEvHQL34Ex4hexAycWgdr8JzdTDLlhVZWUWCJbvKtA DOUqtWfOxJcxqqL+KubHuKdib0VMkHqgDIvICpa1wbVtjXpbuF1GyMn4ZNlrJuSs+Tmo OBU9HdDvmUBdG8PGMK/FCA8PnbO0d9rUXzBYYaBH+T6KFYwlGd6URqnZNPsmGWa+cI7y KfL2UxBdpHHJ+ArGHvjeBTX0jbMyhM/zu8W0LB9nhsotNZRc8zw+98Btq04QrcH72fOu RtA4NRfJrmWk3SbKvh28a2GD04DkKy1hLtEPT+nwmdA4CeFKkp8YpDb3Pgok+IgaZYF+ wKwA== X-Forwarded-Encrypted: i=1; AHgh+Roh4rK4STbi7jb2P8/ppZkqTITZ+2bXilpKhXfdw/tezYZ7gi4EmTS3XiBrtzoxcUyxRKTtn8OmDW3tmsg=@vger.kernel.org X-Gm-Message-State: AOJu0YwBB83UJkU+3/A2eyeiB6aCFdIGtsde92Dozd93dADiipEVbRKl AY4ROsxZuQ6BJLrsypoZmC9BAfpuKd4JYz2hiKvuKxthOPBCcM1h23RnSK01WPTYh602VSxXH0z h8I3oiHhic4imqVSYwxWLblWtvdxUMRn2BWsrOOis9r2cLbU4nZZCDKEpYcnLq3V/ikA= X-Gm-Gg: AR+sD10CWEOyXy4D+2Iq+ZCTaS2TEOIGX1FKbR+aP40J/4ZfKK4CamZxJm3ZGVfivXT 8cFOYOQM3MMGNzG9ROz3mfD1E2rzJG96BcfJDmV/JiD/PfBJ6e8eANbCmA5pIeJy3qNwbQFoL7f a3ybIMFMt0UW0B1XtjGuYhrK135OoT9MLswIui7/ahVzBsbRfcDTtIz/EO0YiQHMzQCJI0/8DJa xhmKEknHVI0XwiVrcFwHoXyGNFxWDIX+ZBt6gM6c5hImmXwJSzP3B3QO907MkcI/hNig8PsAh+o xfDe3vnuZ1by4T9/fs4mPUyqJC9p0jWgxjkP7IWb+JbejNRk9y8zXn+RWzthbLRDHsqpmATdokV 9FS/vbdR/a7R6/m4Y3D/LoaUrH+pLk2UudJWLR7RgUMGr5h0= X-Received: by 2002:a17:90b:164b:b0:37f:b0a9:1a68 with SMTP id 98e67ed59e1d1-3930128c13cmr2772487a91.7.1786519662323; Wed, 12 Aug 2026 00:27:42 -0700 (PDT) X-Received: by 2002:a17:90b:164b:b0:37f:b0a9:1a68 with SMTP id 98e67ed59e1d1-3930128c13cmr2772432a91.7.1786519661859; Wed, 12 Aug 2026 00:27:41 -0700 (PDT) Received: from hu-qianyu-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-392f908a82bsm2506965a91.0.2026.08.12.00.27.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Aug 2026 00:27:41 -0700 (PDT) From: Qiang Yu Date: Wed, 12 Aug 2026 00:27:31 -0700 Subject: [PATCH v3 1/3] dt-bindings: clock: qcom: Move x1e80100 TCSR to own binding Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260812-hamoa_tcsr_qref_0812-v3-1-dc7627169c6d@oss.qualcomm.com> References: <20260812-hamoa_tcsr_qref_0812-v3-0-dc7627169c6d@oss.qualcomm.com> In-Reply-To: <20260812-hamoa_tcsr_qref_0812-v3-0-dc7627169c6d@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Qiang Yu X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1786519659; l=5198; i=qiang.yu@oss.qualcomm.com; s=20250513; h=from:subject:message-id; bh=oiaWagE5xaYH7iMDdYzFSg50r7mFMXYroGJqTuc6O5Y=; b=XLEGaS4f8Y7jNo8gMScl0pON58w8LqY2bPOPcEH5NOGKzU/NmlcLN4Wo5IuBw8pXG7jsTF6u7 hd9Hex8UzGZCiwsEZNct8xoTkyOOsA6guyim82p9woEwJC5YotbrYkm X-Developer-Key: i=qiang.yu@oss.qualcomm.com; a=ed25519; pk=Rr94t+fykoieF1ngg/bXxEfr5KoQxeXPtYxM8fBQTAI= X-Proofpoint-ORIG-GUID: vx4j6qBo8sTR9omcVO5sU3aKG6pUhgib X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODEyMDA1OCBTYWx0ZWRfX5LeGGlcBYBb/ vFobAyfqm5AegOGlfzdm2wgtP2rOYxf0bN039FUl+Z93hgvrjtymeF700O74qkRG++Q7DiaGqoJ hN4iDHFX65scKOa+xfQzK/rQb22hBAYY719Ls3/A/HaMQ5ayX3FvN+uIEx0pV6YYWeV/0vFPynH MYlqmXcfRtNaCpQs9LvLv0pCKzbMLDq7f2A8rdAWGZV0pAgs5zCmburvIeDtb6T+h6O5bWFOtgs WMFnWQYzaA/j2Cq+g2Uv2teegn50JWsKfUGFWydtcgODeJbtJqZ5XjAoSHax/hq0fBrPGuLEuUe ar2MXb/cbcK4/yXezcWZbbqGUSb0esZfKTl4/r5Y1pyOOsM1MnpJxFHUDl8CdOMoEclr2W2sexI 43rMw9dN5tAVVpELmS2tT7I/e1InyTv5ghMzt7DuUPkmYA2f9t6PZoWIEo4ai5ENs2bcfZCTSGy xq0CanBXbzqfvt6tnvg== X-Authority-Analysis: v=2.4 cv=K6ES2SWI c=1 sm=1 tr=0 ts=6a7c206f cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=h7vBL2y6IXGEaNZ2pKEA:9 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-GUID: vx4j6qBo8sTR9omcVO5sU3aKG6pUhgib X-Proofpoint-Spam-Info: AW1haW4tMjYwODEyMDA1OCBTYWx0ZWRfX95aMOEpQ4MwR SjumDamzHckBgikP+efNt2LFiz8R9+NGk5DNZXcl5SKU32YyHvCeHtqVSaUfYFc9OoIVCZZPNty /QM7dpJJI+RQ1gDlGR87WQWWP9xfSds= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-12_02,2026-08-10_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 spamscore=0 adultscore=0 bulkscore=0 impostorscore=0 lowpriorityscore=0 malwarescore=0 clxscore=1015 priorityscore=1501 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608120058 The QREF block supplies reference clocks to PCIe/USB/UFS PHYs and requires dedicated LDO supplies to operate. The digital control interface for QREF (clkref_en registers) resides in TCSR on x1e80100. Since QREF has no dedicated DT node of its own, these supply properties are placed in the TCSR node which acts as the control interface for QREF. These LDOs are required by QREF to provide a stable reference clock, without which the USB/PCIe/eDP PHYs cannot work properly, so they are marked required even though it breaks ABI. Add a dedicated binding file for qcom,x1e80100-tcsr and document the supply properties. Signed-off-by: Qiang Yu --- .../bindings/clock/qcom,sm8550-tcsr.yaml | 1 - .../bindings/clock/qcom,x1e80100-tcsr.yaml | 120 +++++++++++++++++= ++++ 2 files changed, 120 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml = b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml index 1f3332275c17..f199655790da 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml @@ -36,7 +36,6 @@ properties: - qcom,sm8550-tcsr - qcom,sm8650-tcsr - qcom,sm8750-tcsr - - qcom,x1e80100-tcsr - const: syscon - items: - enum: diff --git a/Documentation/devicetree/bindings/clock/qcom,x1e80100-tcsr.yam= l b/Documentation/devicetree/bindings/clock/qcom,x1e80100-tcsr.yaml new file mode 100644 index 000000000000..92fa416e7270 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/qcom,x1e80100-tcsr.yaml @@ -0,0 +1,120 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/qcom,x1e80100-tcsr.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm TCSR Clock Controller on X1E80100 + +maintainers: + - Bjorn Andersson + - Taniya Das + +description: | + Qualcomm TCSR clock control module provides the clocks, resets and + power domains on X1E80100 + + See also: + - include/dt-bindings/clock/qcom,x1e80100-tcsr.h + +properties: + compatible: + items: + - enum: + - qcom,x1e80100-tcsr + - const: syscon + + clocks: + items: + - description: TCXO pad clock + + reg: + maxItems: 1 + + '#clock-cells': + const: 1 + + '#reset-cells': + const: 1 + + vdda-qrefrpt0-0p9-supply: true + vdda-qrefrpt1-0p9-supply: true + vdda-qrefrpt2-0p9-supply: true + vdda-qrefrpt3-0p9-supply: true + vdda-qrefrpt4-0p9-supply: true + vdda-qrefrx0-0p9-supply: true + vdda-qrefrx1-0p9-supply: true + vdda-qrefrx2-0p9-supply: true + vdda-qrefrx3-0p9-supply: true + vdda-qrefrx4-0p9-supply: true + vdda-qreftx0-0p9-supply: true + vdda-qreftx0-1p2-supply: true + vdda-qreftx1-0p9-supply: true + vdda-qreftx1-1p2-supply: true + vdda-refgen0-0p9-supply: true + vdda-refgen0-1p2-supply: true + vdda-refgen2-0p9-supply: true + vdda-refgen2-1p2-supply: true + +required: + - compatible + - clocks + - '#clock-cells' + - '#reset-cells' + - vdda-qrefrpt0-0p9-supply + - vdda-qrefrpt1-0p9-supply + - vdda-qrefrpt2-0p9-supply + - vdda-qrefrpt3-0p9-supply + - vdda-qrefrpt4-0p9-supply + - vdda-qrefrx0-0p9-supply + - vdda-qrefrx1-0p9-supply + - vdda-qrefrx2-0p9-supply + - vdda-qrefrx3-0p9-supply + - vdda-qrefrx4-0p9-supply + - vdda-qreftx0-0p9-supply + - vdda-qreftx0-1p2-supply + - vdda-qreftx1-0p9-supply + - vdda-qreftx1-1p2-supply + - vdda-refgen0-0p9-supply + - vdda-refgen0-1p2-supply + - vdda-refgen2-0p9-supply + - vdda-refgen2-1p2-supply + +additionalProperties: false + +examples: + - | + #include + + soc { + #address-cells =3D <2>; + #size-cells =3D <2>; + + clock-controller@1fc0000 { + compatible =3D "qcom,x1e80100-tcsr", "syscon"; + reg =3D <0x0 0x1fc0000 0x0 0x30000>; + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + vdda-qrefrpt0-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1a>; + vdda-qreftx0-0p9-supply =3D <&vreg_l1a>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2a>; + vdda-qreftx1-0p9-supply =3D <&vreg_l1a>; + vdda-qreftx1-1p2-supply =3D <&vreg_l2a>; + vdda-refgen0-0p9-supply =3D <&vreg_l1a>; + vdda-refgen0-1p2-supply =3D <&vreg_l2a>; + vdda-refgen2-0p9-supply =3D <&vreg_l1a>; + vdda-refgen2-1p2-supply =3D <&vreg_l2a>; + }; + }; + +... --=20 2.34.1 From nobody Tue Sep 29 05:35:48 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C888D386426 for ; Wed, 12 Aug 2026 07:27:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786519668; cv=none; b=I8EDwv9N0QS3yvQiVBjCKtSkt14OxK3WKjKSyIq6tayBihMcoAkhysJt6PNGS/PI5D+6HZsL+2lEo33MqKyVGRdq7YreQfZ4AFPJhxxt9B9X+CtK1p3YG5gtDxcGqzmTsJPjgcDVvvJmScMsWQkmS0YoQBjBUM4q1tg6vZ+tb4c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786519668; c=relaxed/simple; bh=ihdFPILNani3Ibkuu+huHpL8xJf5HkOPsUpioh5t6jk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=IgolgZDaeAkOD+Pva+u0CNzPuZuYLljTqIaSXJg52KQy98itWGy2nWkvIFp10L0ZXk5WNNhlcskxMI1BmaO9TE+L7h+NpBYgRoBHJCR/kJEhJLY79alTpHlqwoyXnpvy5VzLBcRBFXk2EYStCAGjGJuV/r6fAycn96z/y1iqHDU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=LpIndoJ1; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=cPPnrBB5; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="LpIndoJ1"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="cPPnrBB5" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67C62IUo2872255 for ; Wed, 12 Aug 2026 07:27:44 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Eq9O/ZH/lB+RqlHtKACGCAmmelni54lJd8E5ukY2rx8=; b=LpIndoJ1xmrAI6WX VYU2rGGD4jwz+/+F5xB5dcKZ8eApPG2Qu8L1/Mrp2CSUNi9if5fUiCQie54afwjH SuzQrwQnA6EWGmjw43wn/dyZl92+gadFk+sk0+9TH0B6G5WkdjFtO2jCIQONrOOy vczYFkaxZNIq87lJrMJGyTdKpWWrrsBmPLLzsj+gA5zaiqncGCAPAXW0ziERwha+ LRwXEraBPvwJZZvOSfoEx0KzCW5RGtszlQLyetHWqhpqLVP9iIlgVHsdWWy1T75d K2Ct5+o7wOYJuqGEcUHgHNVdAofvvC2dujPZnmSzc8Qwu3Tk+h7H/sLcI2iJBCoa L8ivwA== Received: from mail-pj1-f69.google.com (mail-pj1-f69.google.com [209.85.216.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4g0hj1gp43-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 12 Aug 2026 07:27:44 +0000 (GMT) Received: by mail-pj1-f69.google.com with SMTP id 98e67ed59e1d1-388b404eaa4so1106631a91.0 for ; Wed, 12 Aug 2026 00:27:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1786519664; x=1787124464; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=Eq9O/ZH/lB+RqlHtKACGCAmmelni54lJd8E5ukY2rx8=; b=cPPnrBB5HRVFG6RrqG22/GCV099duBChGLxQsefjrKEodOu1dMQQoxf06jSQ0osoxV N4DQ0k+CW1T1VQ2LZkqqSsoIO2PY2wvonZkZiENszCDGS56Hw11w1IbEalagEhkz90Wz MmZPPezDN2EJR8k6YzfGcJHj69XMrNP55eLauZmwqFEYbpXd0qA8bf790nAfGAa2W9ls FfpzYIvOlRd0tBu0bd3C+EwXqmdsY54do3H8pXIDQB2nBaizVkfBFKn0OO+AFIdfs7Tb GG7tL2x6KbSBdOgm1ZY7mcUxbGSUpnMx4Z9hmm82DTWAawFPGRAvXFXXN1nIcLP2871m Wx1w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786519664; x=1787124464; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=Eq9O/ZH/lB+RqlHtKACGCAmmelni54lJd8E5ukY2rx8=; b=JLslonJ0eM3eQTcQVyCJf6g3GT9RRpRMiwF8T8k6zpuTz5w9IJP8sN/zhMmp2Qt6W3 ps/5D+2mNjU/HSYfBiYCx5khDl0IsAOWgiOVEXWxclMvIzNr4cM8x42hm4loYViMhn1D hOdxz7eBeTQ5XmDabI8w30dfKqzNZkdc8qh8Wdd7/PF/YJCccQgWdxwXyIvf+KzxcGya ta7Ex9PIRjZ5yQ/N2JRBpQFrXJ52NzfLzfR4qHIOQqKXZ3uGit/CcvgKDUXeYCqiesb0 C04Ofkd+TtRgiAXnvsC50LON0oWVQw58l8AlMoFxgF6n8Uqv0bzGmxNGRH3Oh2llOfhF iUQw== X-Forwarded-Encrypted: i=1; AHgh+RoRnPdykQFCX0BWbUnpWnM3G7TvZxC9nxIiEenu/Y8zwqGKj1tytCJwYofBIcxqI0zj7EtiI515SLXfosY=@vger.kernel.org X-Gm-Message-State: AOJu0YxIFzruIIThaexTMhN0rG0Sl4bxEqAw3GHiz5pbvHFKzyIw+r7P v3Nb0cmAwgA4r1jaOgBeiqdChg9xvy2uVrTyGIfxmO2VymeO9p+NjVIvS7F0pkD6DC43QeFbXob M+KEUepG+s/XrRqkLi2v5bIGeIR2jIS4HgazKb2uILy21cujBOBQD3XtK2JdWtDQgbNo= X-Gm-Gg: AR+sD13C+kBXN18r0ukorT4Fh5NSkEQGEJurb8pkDF7LIOgA6+3KAY7hdIvX2qYqzcf +dGDOdaqNAB675yiw/1lV5vFJn/Ym/rWvJOop4ThkQUvIovToeTIcezq0sNVQcWtaCKwXYpxC+l EBoVhudt1neBkUjm4vtHzFj6mAx3nDkKFk0Q93wl4i4a4ZbcGfgn+Fx4UVWfJbco9jEJ6MQz2jK bU3rvqX3ZMeHVmM5VXdBTF72VaqVpHKGpd1RcgnHil7lg6p9A3EfY7nZ44Slg0QfdsjPITpD3rY 6llGtn9b9HDPXyusJ4R8VsFTDD4grbWZ/9kckqAwTPjGObqipk6G06Rm0Oub/wvU3QfTlzdG2rZ p51kF/JShhnVZ16y7gdmutN+iassMR+WYIX9+nvS/5hRAlMo= X-Received: by 2002:a17:90b:1a8b:b0:38e:fea2:df53 with SMTP id 98e67ed59e1d1-39301253b3bmr3093593a91.4.1786519663623; Wed, 12 Aug 2026 00:27:43 -0700 (PDT) X-Received: by 2002:a17:90b:1a8b:b0:38e:fea2:df53 with SMTP id 98e67ed59e1d1-39301253b3bmr3093529a91.4.1786519663150; Wed, 12 Aug 2026 00:27:43 -0700 (PDT) Received: from hu-qianyu-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-392f908a82bsm2506965a91.0.2026.08.12.00.27.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Aug 2026 00:27:42 -0700 (PDT) From: Qiang Yu Date: Wed, 12 Aug 2026 00:27:32 -0700 Subject: [PATCH v3 2/3] clk: qcom: tcsrcc-x1e80100: Migrate to clk_ref helper Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260812-hamoa_tcsr_qref_0812-v3-2-dc7627169c6d@oss.qualcomm.com> References: <20260812-hamoa_tcsr_qref_0812-v3-0-dc7627169c6d@oss.qualcomm.com> In-Reply-To: <20260812-hamoa_tcsr_qref_0812-v3-0-dc7627169c6d@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Konrad Dybcio , Qiang Yu X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1786519659; l=12460; i=qiang.yu@oss.qualcomm.com; s=20250513; h=from:subject:message-id; bh=ihdFPILNani3Ibkuu+huHpL8xJf5HkOPsUpioh5t6jk=; b=y7GULrO/ylXjGPntLe/tfx+eCRvt9tMgtKQ46KV/Y0jBtGZFKcYxLY2XlO3rTaoa7ct99JHRI TeFpxbX8EZiA2NxJVFiWE8NSlXwiUiiYWTEMqJxEFblLcaM7aD2fTXh X-Developer-Key: i=qiang.yu@oss.qualcomm.com; a=ed25519; pk=Rr94t+fykoieF1ngg/bXxEfr5KoQxeXPtYxM8fBQTAI= X-Proofpoint-ORIG-GUID: Sx9smsIpvxTPfDdDgds7ts7WvONhqAQs X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODEyMDA1OCBTYWx0ZWRfX4rWldV41uZfs 5FCH4I+8TzY3WYxC/73S1o0bDZaFLF/86HfUYlNR8e0TiOKPdRvn72UIgCc3Ob740x/RUzbgFPY dpbNy2qE33uWsr5YLRcIf/t6l5uzCbQQ/wWwvDRvcPrShc2CW2NyOl4nEF8aovE6H4hD6DcLq0J kQ5HjPMoFL9deHy4FLRQKfUmpvK5Ah6J8P1kOFeROwIgUAg2fliuw+8IdwBXReRshs9Gl88VeBS obNUgDL3v+iasP3qJcd3r+sBQ9X9hj8E+4twc96fFacvHxdjVeAld3fTGAxaGIitaxKz7kNA+DS rIEVrQaG6oTwfWbO7zZvu0K9+SXr/0zTJ1AZuie8VzbXqB6+/iyBH4PP+WbZbzTLlRI7f7a3DwS XwT2s8t0YvtAYGQ5I7SWKBvhcOLGesTVA5NuMh1hx7KnzDBXsdpeLXwfN8N8gnWGrLN5aL3hwFa EDrIcRen4VQLDGr/bSg== X-Authority-Analysis: v=2.4 cv=K6ES2SWI c=1 sm=1 tr=0 ts=6a7c2070 cx=c_pps a=vVfyC5vLCtgYJKYeQD43oA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=48_MYvKuBCZC4ZtyZX0A:9 a=QEXdDO2ut3YA:10 a=rl5im9kqc5Lf4LNbBjHf:22 X-Proofpoint-GUID: Sx9smsIpvxTPfDdDgds7ts7WvONhqAQs X-Proofpoint-Spam-Info: AW1haW4tMjYwODEyMDA1OCBTYWx0ZWRfX4TB5cN1zbm2g 92pcXxdvPc5Fv9REMFWhlgV81sVaavTD43vU40s33krM8B5nz7ucFSaosApDUfTPdXnyqFlkMOI X1DBYhGbwVN8hfjeu+DXjOEL5huMCX4= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-12_02,2026-08-10_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 spamscore=0 adultscore=0 bulkscore=0 impostorscore=0 lowpriorityscore=0 malwarescore=0 clxscore=1015 priorityscore=1501 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608120058 Replace local clk_branch-based clkref definitions with descriptor-based registration via qcom_clk_ref_probe(). This keeps the x1e80100 driver focused on clock metadata and reuses common runtime logic for regulator handling, enable/disable sequencing, and OF provider wiring. Reviewed-by: Konrad Dybcio Signed-off-by: Qiang Yu Reviewed-by: Abel Vesa --- drivers/clk/qcom/tcsrcc-x1e80100.c | 335 +++++++++++++--------------------= ---- 1 file changed, 113 insertions(+), 222 deletions(-) diff --git a/drivers/clk/qcom/tcsrcc-x1e80100.c b/drivers/clk/qcom/tcsrcc-x= 1e80100.c index 0b05c27b619b..ad1f6be83a53 100644 --- a/drivers/clk/qcom/tcsrcc-x1e80100.c +++ b/drivers/clk/qcom/tcsrcc-x1e80100.c @@ -5,252 +5,141 @@ */ =20 #include +#include #include +#include #include #include =20 #include =20 -#include "clk-branch.h" -#include "clk-regmap.h" -#include "common.h" -#include "reset.h" - -enum { - DT_BI_TCXO_PAD, +static const char * const x1e80100_tcsr_tx1_rpt0_rx0_regulators[] =3D { + "vdda-refgen0-0p9", + "vdda-refgen0-1p2", + "vdda-qreftx1-0p9", + "vdda-qreftx1-1p2", + "vdda-qrefrpt0-0p9", + "vdda-qrefrx0-0p9", }; =20 -static struct clk_branch tcsr_edp_clkref_en =3D { - .halt_reg =3D 0x15130, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15130, - .enable_mask =3D BIT(0), - .hw.init =3D &(const struct clk_init_data) { - .name =3D "tcsr_edp_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, - }, +static const char * const x1e80100_tcsr_tx1_rpt1_rx1_regulators[] =3D { + "vdda-refgen0-0p9", + "vdda-refgen0-1p2", + "vdda-qreftx1-0p9", + "vdda-qreftx1-1p2", + "vdda-qrefrpt1-0p9", + "vdda-qrefrx1-0p9", }; =20 -static struct clk_branch tcsr_pcie_2l_4_clkref_en =3D { - .halt_reg =3D 0x15100, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15100, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_pcie_2l_4_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, - }, +static const char * const x1e80100_tcsr_tx1_rpt12_rx2_regulators[] =3D { + "vdda-refgen0-0p9", + "vdda-refgen0-1p2", + "vdda-qreftx1-0p9", + "vdda-qreftx1-1p2", + "vdda-qrefrpt1-0p9", + "vdda-qrefrpt2-0p9", + "vdda-qrefrx2-0p9", }; =20 -static struct clk_branch tcsr_pcie_2l_5_clkref_en =3D { - .halt_reg =3D 0x15104, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15104, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_pcie_2l_5_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, - }, +static const char * const x1e80100_tcsr_tx0_rpt3_rx3_regulators[] =3D { + "vdda-refgen2-0p9", + "vdda-refgen2-1p2", + "vdda-qreftx0-0p9", + "vdda-qreftx0-1p2", + "vdda-qrefrpt3-0p9", + "vdda-qrefrx3-0p9", }; =20 -static struct clk_branch tcsr_pcie_8l_clkref_en =3D { - .halt_reg =3D 0x15108, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15108, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_pcie_8l_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, - }, +static const char * const x1e80100_tcsr_tx0_rpt4_rx4_regulators[] =3D { + "vdda-refgen2-0p9", + "vdda-refgen2-1p2", + "vdda-qreftx0-0p9", + "vdda-qreftx0-1p2", + "vdda-qrefrpt4-0p9", + "vdda-qrefrx4-0p9", }; =20 -static struct clk_branch tcsr_usb3_mp0_clkref_en =3D { - .halt_reg =3D 0x1510c, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x1510c, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb3_mp0_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, - }, +static const struct regmap_config tcsr_cc_x1e80100_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x2f000, + .fast_io =3D true, }; =20 -static struct clk_branch tcsr_usb3_mp1_clkref_en =3D { - .halt_reg =3D 0x15110, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15110, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb3_mp1_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, +static const struct qcom_clk_ref_desc * const tcsr_cc_x1e80100_clk_descs[]= =3D { + [TCSR_EDP_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_edp_clkref_en", + .offset =3D 0x15130, + .regulator_names =3D x1e80100_tcsr_tx0_rpt3_rx3_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt3_rx3_regulators), }, -}; - -static struct clk_branch tcsr_usb2_1_clkref_en =3D { - .halt_reg =3D 0x15114, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15114, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb2_1_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_PCIE_2L_4_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_pcie_2l_4_clkref_en", + .offset =3D 0x15100, + .regulator_names =3D x1e80100_tcsr_tx1_rpt1_rx1_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt1_rx1_regulators), }, -}; - -static struct clk_branch tcsr_ufs_phy_clkref_en =3D { - .halt_reg =3D 0x15118, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15118, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_ufs_phy_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_PCIE_2L_5_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_pcie_2l_5_clkref_en", + .offset =3D 0x15104, + .regulator_names =3D x1e80100_tcsr_tx1_rpt12_rx2_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt12_rx2_regulators), }, -}; - -static struct clk_branch tcsr_usb4_1_clkref_en =3D { - .halt_reg =3D 0x15120, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15120, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb4_1_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_PCIE_8L_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_pcie_8l_clkref_en", + .offset =3D 0x15108, + .regulator_names =3D x1e80100_tcsr_tx1_rpt0_rx0_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt0_rx0_regulators), }, -}; - -static struct clk_branch tcsr_usb4_2_clkref_en =3D { - .halt_reg =3D 0x15124, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15124, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb4_2_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_USB3_MP0_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb3_mp0_clkref_en", + .offset =3D 0x1510c, + .regulator_names =3D x1e80100_tcsr_tx1_rpt0_rx0_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt0_rx0_regulators), }, -}; - -static struct clk_branch tcsr_usb2_2_clkref_en =3D { - .halt_reg =3D 0x15128, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15128, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb2_2_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_USB3_MP1_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb3_mp1_clkref_en", + .offset =3D 0x15110, + .regulator_names =3D x1e80100_tcsr_tx1_rpt0_rx0_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt0_rx0_regulators), }, -}; - -static struct clk_branch tcsr_pcie_4l_clkref_en =3D { - .halt_reg =3D 0x1512c, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x1512c, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_pcie_4l_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_USB2_1_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb2_1_clkref_en", + .offset =3D 0x15114, + .regulator_names =3D x1e80100_tcsr_tx0_rpt3_rx3_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt3_rx3_regulators), + }, + [TCSR_UFS_PHY_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_ufs_phy_clkref_en", + .offset =3D 0x15118, + .regulator_names =3D x1e80100_tcsr_tx1_rpt12_rx2_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt12_rx2_regulators), + }, + [TCSR_USB4_1_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb4_1_clkref_en", + .offset =3D 0x15120, + .regulator_names =3D x1e80100_tcsr_tx0_rpt4_rx4_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt4_rx4_regulators), + }, + [TCSR_USB4_2_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb4_2_clkref_en", + .offset =3D 0x15124, + .regulator_names =3D x1e80100_tcsr_tx0_rpt3_rx3_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt3_rx3_regulators), + }, + [TCSR_USB2_2_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb2_2_clkref_en", + .offset =3D 0x15128, + .regulator_names =3D x1e80100_tcsr_tx0_rpt3_rx3_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt3_rx3_regulators), + }, + [TCSR_PCIE_4L_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_pcie_4l_clkref_en", + .offset =3D 0x1512c, + .regulator_names =3D x1e80100_tcsr_tx0_rpt4_rx4_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt4_rx4_regulators), }, -}; - -static struct clk_regmap *tcsr_cc_x1e80100_clocks[] =3D { - [TCSR_EDP_CLKREF_EN] =3D &tcsr_edp_clkref_en.clkr, - [TCSR_PCIE_2L_4_CLKREF_EN] =3D &tcsr_pcie_2l_4_clkref_en.clkr, - [TCSR_PCIE_2L_5_CLKREF_EN] =3D &tcsr_pcie_2l_5_clkref_en.clkr, - [TCSR_PCIE_8L_CLKREF_EN] =3D &tcsr_pcie_8l_clkref_en.clkr, - [TCSR_USB3_MP0_CLKREF_EN] =3D &tcsr_usb3_mp0_clkref_en.clkr, - [TCSR_USB3_MP1_CLKREF_EN] =3D &tcsr_usb3_mp1_clkref_en.clkr, - [TCSR_USB2_1_CLKREF_EN] =3D &tcsr_usb2_1_clkref_en.clkr, - [TCSR_UFS_PHY_CLKREF_EN] =3D &tcsr_ufs_phy_clkref_en.clkr, - [TCSR_USB4_1_CLKREF_EN] =3D &tcsr_usb4_1_clkref_en.clkr, - [TCSR_USB4_2_CLKREF_EN] =3D &tcsr_usb4_2_clkref_en.clkr, - [TCSR_USB2_2_CLKREF_EN] =3D &tcsr_usb2_2_clkref_en.clkr, - [TCSR_PCIE_4L_CLKREF_EN] =3D &tcsr_pcie_4l_clkref_en.clkr, -}; - -static const struct regmap_config tcsr_cc_x1e80100_regmap_config =3D { - .reg_bits =3D 32, - .reg_stride =3D 4, - .val_bits =3D 32, - .max_register =3D 0x2f000, - .fast_io =3D true, -}; - -static const struct qcom_cc_desc tcsr_cc_x1e80100_desc =3D { - .config =3D &tcsr_cc_x1e80100_regmap_config, - .clks =3D tcsr_cc_x1e80100_clocks, - .num_clks =3D ARRAY_SIZE(tcsr_cc_x1e80100_clocks), }; =20 static const struct of_device_id tcsr_cc_x1e80100_match_table[] =3D { @@ -261,7 +150,9 @@ MODULE_DEVICE_TABLE(of, tcsr_cc_x1e80100_match_table); =20 static int tcsr_cc_x1e80100_probe(struct platform_device *pdev) { - return qcom_cc_probe(pdev, &tcsr_cc_x1e80100_desc); + return qcom_clk_ref_probe(pdev, &tcsr_cc_x1e80100_regmap_config, + tcsr_cc_x1e80100_clk_descs, + ARRAY_SIZE(tcsr_cc_x1e80100_clk_descs)); } =20 static struct platform_driver tcsr_cc_x1e80100_driver =3D { --=20 2.34.1 From nobody Tue Sep 29 05:35:48 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9A856381E92 for ; Wed, 12 Aug 2026 07:27:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786519671; cv=none; b=Rl48szLX0X70BxghgmbRzFA8CuNxvMBjVR6vTyUv6JD+7fonA8MUOlIkqpn51k1qmnbW6JdaBTiSxb6pSqOv03Vnt4Q01Jx69g5AHifbtAXhlwhh2ncYvwLuBN4gbibpVtI6ouG/aNltC89TRGUIAsmvsrSdBhi96Et5YTMUJWE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786519671; c=relaxed/simple; bh=7DS+5IriYTcEnA7NRt3cu94NudPifuTt8p8qH0Ejras=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Cq/0LOBCf21nbbiHcI3vg3TRae8bN4caDVA3BfJP+DIc1Rk9m8QV9lTHL+3LPiNQ9Y43pzFPgNdD7j/HOAS/kPXtsfl8CTbo28wW1JBSFfC4Qfer3Mf2I/A+V76huplgoLd76MaWF83tGa1mxp0NbtEhFzwsttooCO57QVFwO3Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ZOLHonm1; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=hQVwbCyV; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ZOLHonm1"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="hQVwbCyV" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67C62SkT1720193 for ; Wed, 12 Aug 2026 07:27:46 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 9picgVEgHrZdbzi2AKsfMB+JEXzEYtUn2/JolRXlcao=; b=ZOLHonm1K18yP7P1 X3wiHSLr4sypaJ0sqVujD4d1gBr2VZxTqs0NG6yipZyESPdOjP5fKx+3K0C+8JS7 oW7ixDLKz2Ra4fruRWC1avh1ZM8vjzCfarWf90rSrcMUhrENlmoPBPGafaHXb/yo 9Jni884bfz0LcUFQAjXYGVbltjlHPDxYltvDMWiz0xCximt6fjkfnuIsNH4buiE7 OJy0FGWTolbEEwmCYYdPGHuzC9WAvDkGQ5nfyLSMeL7ihxA3QQm3l9pxhtB1Rzpo E/U1TASMvCOhMl9LtfvzutSdzN47sH2oUtI0eGAkWo1m9toltYVeFhaU1wyqWhRo ASoTKA== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4g0hfw0pnq-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 12 Aug 2026 07:27:46 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-38dbf293831so1673435a91.3 for ; Wed, 12 Aug 2026 00:27:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1786519665; x=1787124465; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=9picgVEgHrZdbzi2AKsfMB+JEXzEYtUn2/JolRXlcao=; b=hQVwbCyVJIoZYEqkrLoyvkz1o6NPjT930xJyDHDR8IWP6xW19FmB53Q5H1c3cnXk6T Pl4pZzc6VER0PzK0npdiwIpHaawby5x50tElXGc/a83DNwrDvPJDvmjiZgA6WTLwSSoB pFvCR8yRYNmhh1qIbJKC56B9MYr8PF/0PZQ4kK9/Hm5oGRt7AETuoLeCoMYP1mqfob97 YsJq8LBAyyBw5aKskXf3EpUJ/6HEmY9W4rtB2DmwMuIXtz7zAB32gYRa/lMGvnxLSI5s EV4U90nfLVB99WkOiC8unULk8OQ+kQvaGAhuTV0+wN0GLdAksomCBMQgV3yCvrl861Qi TtkA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786519665; x=1787124465; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=9picgVEgHrZdbzi2AKsfMB+JEXzEYtUn2/JolRXlcao=; b=m/BHonVgoSD4DfbgJzDtPRfLePsZCBwU0FTiiAiPU9HmC3qsVXUpL6kbuRI8uxW1IE xZtjRNJioX8+4saIuo5/L3xT7+LxpNJ/+MR3zyBzCpYdHF5Wri59Pp8jP1yunIzTKm9y 6bf9LMnk1X/D5aSs2m8BESmGHqCXkLX0auWWcUrEtK0qGf6GRYSaWo7r05ucB2c6sIwh Bco399pNCadpwjnPB+wQK1skZ9T/RPelsuyHocII5M2oJR5oVzdJfyFotD2MXD4lchRN jZVt96qtYJeYVoyLUl/T0gAbqdNfNyg0ZPFLHPJHCBilZuGwktE3YOg5IFfKP4yklv7E 43FA== X-Forwarded-Encrypted: i=1; AHgh+RqA5AKJf5JDkzK6bezgyzCAGQ3cATmWsOUqev5SLiJoIzVRMyoJGlYW/ZvhcvGdL7E/YYdBhh9uz6nom4c=@vger.kernel.org X-Gm-Message-State: AOJu0YwOLCNNSQP/A0apu+MKQg/2oydYlIHlb3uDMBb5DU/iqEWImWnF 3l4ckfGxO2ZmPgiVdDxCJEyyUIm2bYjhSNwVssuwuVVj8qSpqRLIOw0JG0dtt1Hj0wVo0KNbjHd 5cwETf1qmbjnC1FalqjGbk330gvTfkhv6FZLBbr3ZpRzcn1W5/5lHqvCtsT+CoPEcc1k= X-Gm-Gg: AR+sD12xseMWqx/2ZFd4+g8zUIoxH3hDkDORJLcIWnsEwYTF7F+/VD/4pCNBKFS6k27 sr5jUyRy7bhRL3CYRCU2Q9+APlQmPk3RtLMVUcZaTmcBKWjGvdnEUyn+OTASbl9EFyzIkx/5rI3 xZrpKpXdBCC5O6dnnJARR1hCwBZEuanzmEix75FKX5asallSc7tmOiDN8bYz17eHL7HM3dWLRJ8 NZKo6zWrbbgJYe7WsWWNeqP/waD94068xEvZaWujdz8294HWZrhgwQXiAZfrCQ4O5efpksHTOEU VZrt3mHSMGt+lgRsGUWW4N+JNQs914MjwGa/P2fZPvx6Bb5CdeDAkPwxCEH2w5t1frEZnxQhwBD HV/1k0ZQ9F0u6i+vQ6vhlupVSEGvvJvFK7VfvGRKcAfOuGHo= X-Received: by 2002:a17:90b:48ca:b0:38e:4f41:83df with SMTP id 98e67ed59e1d1-3930142adf5mr3590444a91.15.1786519664946; Wed, 12 Aug 2026 00:27:44 -0700 (PDT) X-Received: by 2002:a17:90b:48ca:b0:38e:4f41:83df with SMTP id 98e67ed59e1d1-3930142adf5mr3590386a91.15.1786519664320; Wed, 12 Aug 2026 00:27:44 -0700 (PDT) Received: from hu-qianyu-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-392f908a82bsm2506965a91.0.2026.08.12.00.27.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Aug 2026 00:27:43 -0700 (PDT) From: Qiang Yu Date: Wed, 12 Aug 2026 00:27:33 -0700 Subject: [PATCH v3 3/3] arm64: dts: qcom: hamoa/purwa: Add QREF regulator supplies Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260812-hamoa_tcsr_qref_0812-v3-3-dc7627169c6d@oss.qualcomm.com> References: <20260812-hamoa_tcsr_qref_0812-v3-0-dc7627169c6d@oss.qualcomm.com> In-Reply-To: <20260812-hamoa_tcsr_qref_0812-v3-0-dc7627169c6d@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Qiang Yu X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1786519659; l=26246; i=qiang.yu@oss.qualcomm.com; s=20250513; h=from:subject:message-id; bh=7DS+5IriYTcEnA7NRt3cu94NudPifuTt8p8qH0Ejras=; b=A8tfVcVxOZyjyKg+FqCWpfPb7gIu7o7g6Mhdznn/rNzuB1bDPqQNTZ5ZMbo972jtbNNSNIuuS frcW4S9aYmnB14ZmHPp1cBqszE1FOLW31VkEm0oll5QR2uOTj8rqclb X-Developer-Key: i=qiang.yu@oss.qualcomm.com; a=ed25519; pk=Rr94t+fykoieF1ngg/bXxEfr5KoQxeXPtYxM8fBQTAI= X-Proofpoint-Spam-Info: AW1haW4tMjYwODEyMDA1OCBTYWx0ZWRfX+G6uSxHy7Ozx eBZIGnR+X1nyBvf/4NBFooDl2khwNBlCpiAHY++BVGt109dJSY5k624wTyj+0bGMWrsiK8cceZK BApxUpdM+2IP5/t5e1TqH7wZHVTVa7s= X-Proofpoint-GUID: VZnZoFG3o4-bPij-zXuCnTlBryKIGA8y X-Authority-Analysis: v=2.4 cv=fpDsol4f c=1 sm=1 tr=0 ts=6a7c2072 cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=4vDcivUYQOVtOqHL04gA:9 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-ORIG-GUID: VZnZoFG3o4-bPij-zXuCnTlBryKIGA8y X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODEyMDA1OCBTYWx0ZWRfX730mNhd8xEcF E9o9tlsPve1w48nnTxluZEDqXT6+D9MVwzqpKtGLVKg6F52uRvz7rdmGZqrebVjljiTaxzFy60J CGX1Mr5Cbr8dn5RAEqGqkhuwCObS8w2e+Xgi68JuCXoaC4cHwoZFNLPWNMQ1DYMezlz+DuscBdc 7ta81mywyA/gVkTCDHuhepyGihH0/hFqUZ5xVg0cFUuNKcuRY6ott6DXk09fl9KtYRb6qPCDPbv 6T753DEou6NI9KsZTLbmnW/YA1L5ItInh+UC6cqd0eq01FrvZPaEZZJVdz+boBMMxpFc2DNVrJW vFTap0OiMrudr/cf+6ZymhlfieZtjsGxNisV9xi9ITe1GWQf4ArKgbug9CZXmgiYdm12TfsEl/B XLB4BstsY1oUwCROsa1cKyAixpS9MQWDWJyXhlnT9F2jvgIAsmuwUlQMpm/Ob/IRmjIqcw/4HOx CBjiiMGtXN06ybvXXMg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-12_02,2026-08-10_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 spamscore=0 impostorscore=0 lowpriorityscore=0 suspectscore=0 adultscore=0 malwarescore=0 phishscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608120058 Wire up the LDO supplies required by the QREF and refgen blocks on Purwa and Hamoa boards. Purwa's QREF topology is same as Hamoa's, so it reuses the same qcom,x1e80100-tcsr compatible and supply set rather than needing a dedicated one. Signed-off-by: Qiang Yu Reviewed-by: Abel Vesa --- arch/arm64/boot/dts/qcom/hamoa-iot-som.dtsi | 21 +++++++++++++++++= ++++ .../qcom/hamoa-lenovo-ideacentre-mini-01q8x10.dts | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/purwa-iot-som.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-asus-vivobook-s15.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-asus-zenbook-a14.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-crd.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-dell-thena.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-hp-omnibook-x14.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-microsoft-denali.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1e001de-devkit.dts | 21 +++++++++++++++++= ++++ .../dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi | 21 +++++++++++++++++= ++++ .../boot/dts/qcom/x1e80100-dell-xps13-9345.dts | 21 +++++++++++++++++= ++++ .../dts/qcom/x1e80100-honor-magicbook-art-14.dts | 21 +++++++++++++++++= ++++ .../boot/dts/qcom/x1e80100-lenovo-yoga-slim7x.dts | 21 +++++++++++++++++= ++++ .../dts/qcom/x1e80100-medion-sprchrgd-14-s1.dts | 21 +++++++++++++++++= ++++ .../boot/dts/qcom/x1e80100-microsoft-romulus.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1e80100-qcp.dts | 21 +++++++++++++++++= ++++ .../boot/dts/qcom/x1p42100-lenovo-thinkbook-16.dts | 21 +++++++++++++++++= ++++ .../boot/dts/qcom/x1p42100-microsoft-sp12in.dts | 21 +++++++++++++++++= ++++ 19 files changed, 399 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/hamoa-iot-som.dtsi b/arch/arm64/boot/= dts/qcom/hamoa-iot-som.dtsi index bc70fe5db96f..f139f3adb933 100644 --- a/arch/arm64/boot/dts/qcom/hamoa-iot-som.dtsi +++ b/arch/arm64/boot/dts/qcom/hamoa-iot-som.dtsi @@ -478,6 +478,27 @@ &remoteproc_cdsp { status =3D "okay"; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>; /* TPM LP & INT */ =20 diff --git a/arch/arm64/boot/dts/qcom/hamoa-lenovo-ideacentre-mini-01q8x10.= dts b/arch/arm64/boot/dts/qcom/hamoa-lenovo-ideacentre-mini-01q8x10.dts index 284825008389..75ce8b0c94d2 100644 --- a/arch/arm64/boot/dts/qcom/hamoa-lenovo-ideacentre-mini-01q8x10.dts +++ b/arch/arm64/boot/dts/qcom/hamoa-lenovo-ideacentre-mini-01q8x10.dts @@ -902,6 +902,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI11 (TPM) */ <76 4>, /* SPI19 (TZ Protected) */ diff --git a/arch/arm64/boot/dts/qcom/purwa-iot-som.dtsi b/arch/arm64/boot/= dts/qcom/purwa-iot-som.dtsi index 488e98413c3a..4ef3a5407ce8 100644 --- a/arch/arm64/boot/dts/qcom/purwa-iot-som.dtsi +++ b/arch/arm64/boot/dts/qcom/purwa-iot-som.dtsi @@ -476,6 +476,27 @@ &remoteproc_cdsp { status =3D "okay"; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>; /* TPM LP & INT */ =20 diff --git a/arch/arm64/boot/dts/qcom/x1-asus-vivobook-s15.dtsi b/arch/arm6= 4/boot/dts/qcom/x1-asus-vivobook-s15.dtsi index 0dc7c1b5a14a..6bf12d8f0431 100644 --- a/arch/arm64/boot/dts/qcom/x1-asus-vivobook-s15.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-asus-vivobook-s15.dtsi @@ -1036,6 +1036,27 @@ &smb2360_1_eusb2_repeater { vdd3-supply =3D <&vreg_l14b_3p0>; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1-asus-zenbook-a14.dtsi b/arch/arm64= /boot/dts/qcom/x1-asus-zenbook-a14.dtsi index 59cbbfbce490..7b1486469730 100644 --- a/arch/arm64/boot/dts/qcom/x1-asus-zenbook-a14.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-asus-zenbook-a14.dtsi @@ -1272,6 +1272,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI11, TZ Protected */ <90 1>; /* Unknown, TZ Protected */ diff --git a/arch/arm64/boot/dts/qcom/x1-crd.dtsi b/arch/arm64/boot/dts/qco= m/x1-crd.dtsi index 60db83b8985f..ef9c8836c33a 100644 --- a/arch/arm64/boot/dts/qcom/x1-crd.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-crd.dtsi @@ -1528,6 +1528,27 @@ right_tweeter: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1-dell-thena.dtsi b/arch/arm64/boot/= dts/qcom/x1-dell-thena.dtsi index 4cda708455d8..2ebb42906c9b 100644 --- a/arch/arm64/boot/dts/qcom/x1-dell-thena.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-dell-thena.dtsi @@ -1301,6 +1301,27 @@ right_tweeter: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI11 (TPM) */ <76 4>, /* SPI19 (TZ Protected) */ diff --git a/arch/arm64/boot/dts/qcom/x1-hp-omnibook-x14.dtsi b/arch/arm64/= boot/dts/qcom/x1-hp-omnibook-x14.dtsi index dba8cee43e29..6b4b17acc069 100644 --- a/arch/arm64/boot/dts/qcom/x1-hp-omnibook-x14.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-hp-omnibook-x14.dtsi @@ -1284,6 +1284,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1-microsoft-denali.dtsi b/arch/arm64= /boot/dts/qcom/x1-microsoft-denali.dtsi index ce7d958ca687..db4bffe486c0 100644 --- a/arch/arm64/boot/dts/qcom/x1-microsoft-denali.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-microsoft-denali.dtsi @@ -1107,6 +1107,27 @@ right_spkr: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI (TPM) */ <238 1>; /* UFS Reset */ diff --git a/arch/arm64/boot/dts/qcom/x1e001de-devkit.dts b/arch/arm64/boot= /dts/qcom/x1e001de-devkit.dts index be1a8ac8c699..21303340a530 100644 --- a/arch/arm64/boot/dts/qcom/x1e001de-devkit.dts +++ b/arch/arm64/boot/dts/qcom/x1e001de-devkit.dts @@ -1193,6 +1193,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>; /* SPI (TPM) */ =20 diff --git a/arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi b/= arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi index 0bee2a3d6e7a..75ad74bcb042 100644 --- a/arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi @@ -1382,6 +1382,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-dell-xps13-9345.dts b/arch/a= rm64/boot/dts/qcom/x1e80100-dell-xps13-9345.dts index 2be5a37c00cc..ad62350ba670 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-dell-xps13-9345.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-dell-xps13-9345.dts @@ -1069,6 +1069,27 @@ &smb2360_1_eusb2_repeater { vdd3-supply =3D <&vreg_l14b_3p0>; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI11 (TPM) */ <76 4>, /* SPI19 (TZ Protected) */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-honor-magicbook-art-14.dts b= /arch/arm64/boot/dts/qcom/x1e80100-honor-magicbook-art-14.dts index b70c1e094bbf..603f6d7717f3 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-honor-magicbook-art-14.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-honor-magicbook-art-14.dts @@ -1066,6 +1066,27 @@ right_tweeter: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>; /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-lenovo-yoga-slim7x.dts b/arc= h/arm64/boot/dts/qcom/x1e80100-lenovo-yoga-slim7x.dts index 9eb2dfd99f20..2692e48537aa 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-lenovo-yoga-slim7x.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-lenovo-yoga-slim7x.dts @@ -1347,6 +1347,27 @@ right_tweeter: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-medion-sprchrgd-14-s1.dts b/= arch/arm64/boot/dts/qcom/x1e80100-medion-sprchrgd-14-s1.dts index e4a0b86847cd..039f68807376 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-medion-sprchrgd-14-s1.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-medion-sprchrgd-14-s1.dts @@ -1248,6 +1248,27 @@ right_tweeter: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <28 4>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-microsoft-romulus.dtsi b/arc= h/arm64/boot/dts/qcom/x1e80100-microsoft-romulus.dtsi index 13d0f09e0c2a..9f45ad9305e8 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-microsoft-romulus.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100-microsoft-romulus.dtsi @@ -1322,6 +1322,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI (TPM) */ <238 1>; /* UFS Reset */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts b/arch/arm64/boot/dt= s/qcom/x1e80100-qcp.dts index 78380fec8839..9d4fa442d158 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts @@ -1177,6 +1177,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <33 3>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1p42100-lenovo-thinkbook-16.dts b/ar= ch/arm64/boot/dts/qcom/x1p42100-lenovo-thinkbook-16.dts index c2f21fcb1b09..8891ad6188ed 100644 --- a/arch/arm64/boot/dts/qcom/x1p42100-lenovo-thinkbook-16.dts +++ b/arch/arm64/boot/dts/qcom/x1p42100-lenovo-thinkbook-16.dts @@ -1325,6 +1325,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <72 2>; /* Secure EC I2C connection (?) */ diff --git a/arch/arm64/boot/dts/qcom/x1p42100-microsoft-sp12in.dts b/arch/= arm64/boot/dts/qcom/x1p42100-microsoft-sp12in.dts index 0314b2246cdb..edcb6b99a384 100644 --- a/arch/arm64/boot/dts/qcom/x1p42100-microsoft-sp12in.dts +++ b/arch/arm64/boot/dts/qcom/x1p42100-microsoft-sp12in.dts @@ -968,6 +968,27 @@ right_spkr: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>; /* SPI (TPM) */ --=20 2.34.1