From nobody Tue Sep 29 11:55:38 2026 Received: from mail-pj1-f44.google.com (mail-pj1-f44.google.com [209.85.216.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3832525D1E9 for ; Sat, 8 Aug 2026 06:14:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786169648; cv=none; b=hh/DrfDzF4obaBd3A/DGDp1dAGoGqk3yiMYspwKbLt9csGFqQk70gg7wpQ1epJB0f+Y1ttFrGT9l5wWa3yO8efV2ED+LAhGPnmIAVVfBpA4tvPRtvdMi6Cdy+RTqVSBFcUK5jkG6yH8i2E7P/7CPmXV+rcAorPjqHgfN1wSScm8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786169648; c=relaxed/simple; bh=JIVcHoUxAfk4BGAKl9StVCyefSzev8iWCZdVIk2dKJI=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=ly/YjAop0upmCcBesFA+iN3PEjQ/KveGWxzpqXrDwxTy4GBbcrSyL6GaG4DG56rGvBakDpZKGIcPKV7CBJzm84ncHfcZ45/1Sz5lXbvmzUt+iRipwKmWYJaU7h/C/U9pvFLNOo6aZHn6H0mDJksHl8yg9Lcsr79jPqniRw8D0wQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sifive.com; spf=pass smtp.mailfrom=sifive.com; dkim=pass (2048-bit key) header.d=sifive.com header.i=@sifive.com header.b=niAgw3pg; arc=none smtp.client-ip=209.85.216.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sifive.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sifive.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sifive.com header.i=@sifive.com header.b="niAgw3pg" Received: by mail-pj1-f44.google.com with SMTP id 98e67ed59e1d1-39266382df6so266441a91.3 for ; Fri, 07 Aug 2026 23:14:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; t=1786169646; x=1786774446; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to:content-type; bh=OaXRgwcka4GcNFXOY3lpT85fV7dEeq31y3K0KIM6hIA=; b=niAgw3pglOX3Z1cAeToq8rQMwsIvnyHouV7lRZcfSs/md90MARlICTV3FYPTrSV4Ds STxmmcq3lm2fzSFV4BNNXAGoRjQ2d8t4FgqlL3k7sUB7HRKUYnzrtqBtTTtWQdbvoYmv se3cE20L4AWSvU5tKp1ZZfxelBVvoVJnGi8INvltPR6JJ1lrTttXm325XNMENgTgZyiA knDDwlVGJspPdWNbSmPy+gVdkjwkZCfzHEumOYsK31oJfKwAzkPgQJ5K1U/o89o7Pte5 7JV9Y4cEQe38YtutASqs1LFJJmVLwJv/tUQGx2r9tDrVVH0B9AvtmqQKLFFcfh8sSCpY dCJA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786169646; x=1786774446; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=OaXRgwcka4GcNFXOY3lpT85fV7dEeq31y3K0KIM6hIA=; b=l0tzmyLUizB1QdU6Y40HxVaXlJbvrzqRuUuFFGs1G5l6rF4cPyWno30Ct74+Q7eB5c 4fwTDxcNQ2pU/wU8eoibZhdBeFRyoWFZPas3hfxEVPkHveSUNLD2JPo8eKb6BkP+UQIK eeUwbU9dJ6YYS64Td8BfXfO69B2rD+q9Hjre9LC3PJKz/qFiDEDRekFRZQJyEZbADwpS eJaPHDFIDUEa6mbqpcHMCydKa1VTmKC3teILoZRAgHV2xbA/6EuYpo9yYrKhfRB3urGK xqs+CnxWn740OgQ5AL0vhvzQAy5CTHkWppqb2FLrE4gkoGU9wPz8KwNAehfJLSW3onL8 6xQg== X-Forwarded-Encrypted: i=1; AHgh+RqSjSUmLP9BRtGAqafuAj/Fk2z/UpkcCLLdMN6IVurqWd4Zn1l6+n7lbpdtutOazyC5CMLJJIRAU+ULY10=@vger.kernel.org X-Gm-Message-State: AOJu0Yz+wEOryJ3ut2L2NgA+wS0tYJY4HbUk8eZyJeQbycm5GM/RLCxw xuqD0wyKT9G0GP7TZhLHXt46HVDY2fmMjmOps1krw+V4gxXq2QOnPjHde8uoCgGuQ3w= X-Gm-Gg: AR+sD11JikR16qubuOR+eRJmUz5CJO1IjEM3saWcy2ukMyCmGd+BOgbk7iBB6+pmmnP mQLvFIDnVvtCX2se60C2w/R/yHrkviJFY36Uj8yCPbykpcIvBYwNGLsFckmEe1bnWB/Fsi0Er6U yilVGa8/Pktrj52VubcIWgznP8MnIae+iObgVVUEWhOtWDkNom1U9uKtgAZ5us/MB3M/O+uOVa1 z+U4xjg/+v+26tfhnQvfRvnaNh/m+Q84mXAz8s+s6SW40KIqqRGm16PtIdikHVi6PoKta+alsln aiZsTTKScwGg5/cygyA+fb5SiAB7PaiEfvzOCCZfitvLHfrBBJP+N1/XlCe818UEz7dZ/atG5i7 AlJyNq3H6h0IJjS6hr3QWV62girRkksteM2g/Y/UJPqo6BfRlXCeQ+CyfxAMW5JEGgHczNqat6x A5jTt0mT513yzt49Agi6r4XGjDo/RKadGlxAnR1+EKK5/vBQa2ujq2KDNcRHPEqkBIq+w8ZFsV1 6Zme0sXK7s= X-Received: by 2002:a17:90a:da83:b0:38e:2c8f:a01a with SMTP id 98e67ed59e1d1-3903c5d2f8bmr28251405a91.11.1786169646463; Fri, 07 Aug 2026 23:14:06 -0700 (PDT) Received: from hsinchu01.internal.sifive.com ([210.176.154.34]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-3925fd957cesm4998395a91.6.2026.08.07.23.14.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 07 Aug 2026 23:14:06 -0700 (PDT) From: Jimmy Ho To: Paul Walmsley , Palmer Dabbelt , Albert Ou Cc: Alexandre Ghiti , Anup Patel , Atish Patra , linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Jimmy Ho Subject: [PATCH] riscv: pass system-failure to restart SBI call on emergency restart Date: Sat, 8 Aug 2026 14:14:00 +0800 Message-ID: <20260808061400.14652-1-jimmy.ho@sifive.com> X-Mailer: git-send-email 2.50.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Let the restart SBI call pass the restart reason as system-failure when an emergency restart occurs. Signed-off-by: Jimmy Ho --- arch/riscv/include/asm/emergency-restart.h | 13 +++++++++++++ arch/riscv/include/asm/sbi.h | 2 ++ arch/riscv/kernel/sbi.c | 8 +++++++- 3 files changed, 22 insertions(+), 1 deletion(-) create mode 100644 arch/riscv/include/asm/emergency-restart.h diff --git a/arch/riscv/include/asm/emergency-restart.h b/arch/riscv/includ= e/asm/emergency-restart.h new file mode 100644 index 000000000000..14c8da0f7ea2 --- /dev/null +++ b/arch/riscv/include/asm/emergency-restart.h @@ -0,0 +1,13 @@ +/* SPDX-License-Identifier: GPL-2.0 */ + +#ifndef _ASM_RISCV_EMERGENCY_RESTART_H +#define _ASM_RISCV_EMERGENCY_RESTART_H + +#include + +static inline void machine_emergency_restart(void) +{ + machine_restart(RISCV_EMERGENCY_RESTART_REASON); +} + +#endif /* _ASM_RISCV_EMERGENCY_RESTART_H */ diff --git a/arch/riscv/include/asm/sbi.h b/arch/riscv/include/asm/sbi.h index 5725e0ca4dda..c8dceefa677d 100644 --- a/arch/riscv/include/asm/sbi.h +++ b/arch/riscv/include/asm/sbi.h @@ -121,6 +121,8 @@ enum sbi_srst_reset_reason { SBI_SRST_RESET_REASON_SYS_FAILURE, }; =20 +#define RISCV_EMERGENCY_RESTART_REASON "system-failure" + enum sbi_ext_susp_fid { SBI_EXT_SUSP_SYSTEM_SUSPEND =3D 0, }; diff --git a/arch/riscv/kernel/sbi.c b/arch/riscv/kernel/sbi.c index c443337056ab..dae147420f1a 100644 --- a/arch/riscv/kernel/sbi.c +++ b/arch/riscv/kernel/sbi.c @@ -10,6 +10,7 @@ #include #include #include +#include #include #include #include @@ -519,10 +520,15 @@ static void sbi_srst_reset(unsigned long type, unsign= ed long reason) static int sbi_srst_reboot(struct notifier_block *this, unsigned long mode, void *cmd) { + unsigned long reason =3D SBI_SRST_RESET_REASON_NONE; + + if (cmd && !strcmp(cmd, RISCV_EMERGENCY_RESTART_REASON)) + reason =3D SBI_SRST_RESET_REASON_SYS_FAILURE; + sbi_srst_reset((mode =3D=3D REBOOT_WARM || mode =3D=3D REBOOT_SOFT) ? SBI_SRST_RESET_TYPE_WARM_REBOOT : SBI_SRST_RESET_TYPE_COLD_REBOOT, - SBI_SRST_RESET_REASON_NONE); + reason); return NOTIFY_DONE; } =20 --=20 2.43.7