From nobody Tue Sep 29 14:06:05 2026 Received: from mail-pj1-f54.google.com (mail-pj1-f54.google.com [209.85.216.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 052FC44838F for ; Fri, 7 Aug 2026 06:04:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786082660; cv=none; b=BUW/RzDQzOseIVMUecevCTnfI3IS9AhIqK3QiBHvCzLoGuNMA6dooENO3vnhpmL+hM6G4GjfCKSwbCU7ZJQ9/0b4KQkZjGiXVc1hdpVLTK3ZaLGcqZS9fdDQh5LhpTkWJDQD4AXg7DsqhNudTBuqeP97k4xqiKEuvA8cPCA7PKE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786082660; c=relaxed/simple; bh=O8MDKZM6orbok+3kIkwxaUSh/e4nFOYJeY8hZUI/E60=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=dR8UbMt2dVarnt3g6RUNGPDDHTi2niJYXjhjDp8rInV/4dme9epEosdk90YHnATH6dz+A8buG+cOAa5d/PqmjyNYb2s8H5Fjp9y4BG5oO4jzfLt66QFNb9Q7947+yYtX+ijJz1v2RILoNdLhqCpgQMztyIisxtjAQkAjH0DDs6Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=qqw3XwCv; arc=none smtp.client-ip=209.85.216.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="qqw3XwCv" Received: by mail-pj1-f54.google.com with SMTP id 98e67ed59e1d1-38dcbade417so2494592a91.1 for ; Thu, 06 Aug 2026 23:04:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1786082658; x=1786687458; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=W2FqaMzaGINgzjJOw7zufrrcqxjVM6pp3g9UOy5lEX8=; b=qqw3XwCvCbAdWBezv865uI8n07tFQHJC67kHVmkgktHV5d4fQTMrYkE0x4kzxWLhv6 DWL2iya7PAHWhSfcAMYf4tUiPQHrips+BN500QJLPIjmQerNLfkfuJh/zLy8qVl7kLY4 5J8grXhkm5ckkWCly+66Tg0dTRzCY34HF2cfddjwG27xwg9V4cJ68NsKNghXkxSjMAe2 SVOGWbVjPqD3ZGE51zxIUohq1p2Gd2Xccpr8AYw6cABuP3wo2ygzOMIgwccnA5GNVV5W oG5cWuqoVrHuNjh6ugT3Yto6bYyM/XMHq4gkObXXuRWP1NfTqjMFS6ITOZAF3qB09tgD 2iLg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786082658; x=1786687458; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=W2FqaMzaGINgzjJOw7zufrrcqxjVM6pp3g9UOy5lEX8=; b=dYQ4IVo4dZ9f4QTFSctXvRp/jXx6cjGv5hURgxgun9/8OnBGY+mR4iIm/T03eWsEAQ zjLO8HuXQJiEVHPmPhLFk7vIFNOxCkdA9L66CNzm6drJDmLEV71gcNaoYmZ0zNeaKYHL r/Pf2ItvckX44pQwXOXCMvtv86Bkpjq5Gb1g0k4EDRecuV4FoFqRT3DY6IWk3xeYAfHZ LjiUTtTnpck8nlCn4bZg/kZ+IBrF3gftLAQJSOfL91MAv56boEa58rJ2Z+TmYCsylXS/ azvpC65Vk7A8DmBYca5NQPiwoxdk7kKtTrDHidmQNEQJpe9iFVBcDHOMriGTUnTPKhoT CZaA== X-Forwarded-Encrypted: i=1; AHgh+RpAjoDL/c0YHVDRjJpyXfnX+ACD1Wmw+DhHAzNgZE1Hxs5vTWjtmCcP0Fulrl2rQlOrPYfTqnw6o/8bvo4=@vger.kernel.org X-Gm-Message-State: AOJu0Yxw9v7sfljFBUyQY6EGi0jp5PIkbg8JUSnkoJXFY071EHq4NdRD zDrcPgm8tl1gHPbqFC+VSUw4obZ5NMCz8BTZsdxCizQwB0ZRwk0EKqwL X-Gm-Gg: AR+sD10VoI/TchERFQgVjAbfJWy8gU6FlYTdnrcucWzjKrTZGomjfNxO/yirYYtxv9q dxaohGYY+j6Z8Wki8m6e6KHdeo/skor/Wk0N+YX83x/aWpc2y6IMIzI5w6ezACjeDZmLHFAoOYu iHCByp4fbvClbZ6w7PhsDPmeDzKsXBBD78uJ2r9tWjQTkcJwrzLstsllIzEGEB2+6xYYPJJJaYn xRtr6k+gQYdVZNgtWITQTGPJIRD3rLr1TvAyHzno6PIRsmd9yEOInVkhviXqoMMHPFoNTqzRVqQ h/gRbhcq4xbfH2xHKgW7Fnfg603qOJCXHS/dYY2dJcjIt/LRUBb5HrbVS3CHvzAVCOsaM0Ycn3H PiRGXsidSanxoW/KpvACmTr7isrou29KJ8Y8YIUgkVS+s2sv8YUnw+1zJKhlcw1OrvHQrA+OWVQ Xy1Mus5pZnrXFGfwXaX6kN1Q71w3EwxtSSo66BPGSH7whHpw5AN7rskmRRcWYAP7RSMaCxbX4tb 6xU+KSzHwjGOTlUXLCDvH3w6pmU/DKitW4P4BcIKQcFAHk= X-Received: by 2002:a17:90a:d445:b0:37e:b6a:6cdf with SMTP id 98e67ed59e1d1-3903c66ba04mr21602395a91.20.1786082658367; Thu, 06 Aug 2026 23:04:18 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-39085de9c0fsm3375588a91.5.2026.08.06.23.04.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Aug 2026 23:04:17 -0700 (PDT) From: Zi-Yu Chen To: Andi Shyti , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Jacky Huang , Shan-Chun Hung , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Andrew Jeffery , Zi-Yu Chen , Krzysztof Kozlowski Subject: [PATCH v9 1/3] dt-bindings: i2c: nuvoton,ma35d1-i2c: Add MA35D1 I2C controller Date: Fri, 7 Aug 2026 14:03:58 +0800 Message-Id: <20260807060400.2047517-2-zychennvt@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260807060400.2047517-1-zychennvt@gmail.com> References: <20260807060400.2047517-1-zychennvt@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add device tree binding documentation for the I2C controller found in the Nuvoton MA35D1 SoC. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Zi-Yu Chen --- .../bindings/i2c/nuvoton,ma35d1-i2c.yaml | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 Documentation/devicetree/bindings/i2c/nuvoton,ma35d1-i2= c.yaml diff --git a/Documentation/devicetree/bindings/i2c/nuvoton,ma35d1-i2c.yaml = b/Documentation/devicetree/bindings/i2c/nuvoton,ma35d1-i2c.yaml new file mode 100644 index 000000000000..0713e1c1ecb8 --- /dev/null +++ b/Documentation/devicetree/bindings/i2c/nuvoton,ma35d1-i2c.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/i2c/nuvoton,ma35d1-i2c.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Nuvoton MA35D1 I2C Controller + +maintainers: + - Zi-Yu Chen + +description: + The Nuvoton MA35D1 I2C controller supports controller and optional targe= t mode. + +allOf: + - $ref: /schemas/i2c/i2c-controller.yaml# + +properties: + compatible: + const: nuvoton,ma35d1-i2c + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-frequency: + description: + Desired I2C bus clock frequency in Hz. The absence of this property + indicates the default frequency 100 kHz. + + resets: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + - clocks + - resets + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + + i2c0: i2c@40800000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x40800000 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C0_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C0>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; --=20 2.34.1 From nobody Tue Sep 29 14:06:05 2026 Received: from mail-pj1-f44.google.com (mail-pj1-f44.google.com [209.85.216.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EF75F446BE9 for ; Fri, 7 Aug 2026 06:04:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786082666; cv=none; b=uvdBHO6achK3EWJ+hwZJWF6d8UGergPlOdl5SXf/OUBS253rlySPccOD3hLA9uyF9K/eAvFEIkbssZMDr+anu3zRSGHfySk8cFZ3YmKMAU5iRtxhyzNpPrpQZnlciLFEp1MBaBxaDBfc8+19s2LtF5QF3zQ5ceIKGouxUzFbhGo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786082666; c=relaxed/simple; bh=4MV/le0hTisvWe0y8sciox961e/5jw6oLysl9F/1cms=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Pm8e4vDyf0iIsAzAGvFX+3ZDX7trEIWEBBkcUm5d/WdK3PhfNk92tP8aZg7rRiLyIdbdQQxacKnG3pzZVfN85Ql02eTlWvZTuoGMsKxwyuqluRyOdVKmdzjL6UwKJvO1aObNHNPPDb5keVR1XYLJLSffdcFUCUgiNHasTC625tg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SwLfAexf; arc=none smtp.client-ip=209.85.216.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SwLfAexf" Received: by mail-pj1-f44.google.com with SMTP id 98e67ed59e1d1-38e7109321dso1958205a91.3 for ; Thu, 06 Aug 2026 23:04:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1786082662; x=1786687462; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=fYzL2//u/kCrWsOsUlN7jqC3nVL+qRhw0SRrztk5eeQ=; b=SwLfAexfH5lHNLYY431+ycvVARI305loclcDdxSj5tJHUFp86Mwy2yyAqEkfXJXwW3 M5+nEdFsasGXzsjBvZGVSy0COFbqOJ4BZAvbi8i55YXQnxyXqjucWctrGvXjQRTYZJYo 1o/JjGWK38c7I7wsxoe52vem2ienoH/zJ/r0cbR5w2Td6pJfbdVo04Rfhwj4jG2o/Fg/ kxUsODcpo/4//rmro9uadT9RM0W+p+TA3JXh4JlKWjo+r4UUhIU+QCvLG8IOu6GHOUMo toh7z3EuBoDxVRZBW/i6/VZxVB4LGkuKbHS4CFNJnWqStV4HIARjjG7LOxoroDrZ8pYQ v/4Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786082662; x=1786687462; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=fYzL2//u/kCrWsOsUlN7jqC3nVL+qRhw0SRrztk5eeQ=; b=dAJ+X/RZJLbtJtwQMIU4AkDP5vykdgKD9VVhsUZdllNj0LiT3ycy5ldyJWoq/YA6P6 BW9ekVIB+1cZghw6+NcgE2Mf4BqxnbzDaJ+npjzK5rgDaix4rQQANZkgk/vGbrISYI9g BLvscL74WSjddk1SZMND5MCZSDJaeVvm0jMHfeSleK1ZrD45yLLu7jYKOM7auM1mr+77 UduyDr1YwtjjRpJRzEEfT+4Ss6HXYQys4+pA1UdDdWTE9zJf9ANxpgd029/msfHJApSy aEDeybMQeNIyAqMxDElHiHU7kmNlgfE2WY+5TL0InDZruqiZFSq1s8IVul/RxW+WF3Jy lGFA== X-Forwarded-Encrypted: i=1; AHgh+RrvnRoDypjGTsdbos2f4u2s8K6/LzNM6gnKx/y77t1Z8fLnzDELsho4RgVsxEWQ3IdrtSbtsLcYERjb6AI=@vger.kernel.org X-Gm-Message-State: AOJu0YyLok9r9/kenECMvLhR4+ckapCZTJKruWJ/wj1rPU5TqsV9eIKK S8yI7k+OojbK0Ku3k/1k1ry66NKEjd4INQtzUkgkfWTXc/P2MtJwl4Va X-Gm-Gg: AR+sD10tT8w89s3zH55Cy6bVJ7Q8YuVtSygNDq/rdTwL47TaxGev6PLfx7fZCI185sQ PX1QupNiwMboq5BLmTIrQ5zKDi5ZQ4JeDzxEqe25Flik+F1t7FF44khB7NCddvbPQGRW+jUFfMI G1ahz4MYXtC/Xeouo83oXOTTkecZk4uvqXIW5NIujo4Q0x/y8V0ra8Mw1p3Psbc4XmFQv8nYojc UI7XL7No/s5+IKR2jZI+TsRlP1mRbuEDumAZ1qMkAtRcJWh4DMxNGJQXGEZDdjoe8MuuVaqVn7s YGpb/YlAGdGAh8yOnhnmKP932B8Hoq+qhp9SoGrNwa53R6tL8AQ2VWYWiFwxQnJXc45UjeS1kLv +4eN0XqHwLIDv3ZGUCEmuONeZQiJkKQOqd0KFkttKXXIUvITSdAxZWafcT0ISSzWF8Eedt9WstY 4X/50vvXRSoLWpC0xm3okhFqAB+7xbLjQ45xMNb1V0Xf2dymWMEfB5u+SH+kUAhqpempi7mDr1E GkgMVJIjLtmdNhf9EQ1oQZmOd/wozgvIzXtFdWS1dSV1KU= X-Received: by 2002:a17:90b:1d02:b0:37f:fd1f:d30f with SMTP id 98e67ed59e1d1-3903c595ef1mr20425538a91.12.1786082662123; Thu, 06 Aug 2026 23:04:22 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-39085de9c0fsm3375588a91.5.2026.08.06.23.04.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Aug 2026 23:04:21 -0700 (PDT) From: Zi-Yu Chen To: Andi Shyti , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Jacky Huang , Shan-Chun Hung , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Andrew Jeffery , Zi-Yu Chen Subject: [PATCH v9 2/3] i2c: ma35d1: Add Nuvoton MA35D1 I2C driver support Date: Fri, 7 Aug 2026 14:03:59 +0800 Message-Id: <20260807060400.2047517-3-zychennvt@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260807060400.2047517-1-zychennvt@gmail.com> References: <20260807060400.2047517-1-zychennvt@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add I2C support for Nuvoton MA35D1 SoC. The controller supports standard, fast and fast-plus modes, and provides controller/target functionality. Signed-off-by: Zi-Yu Chen --- drivers/i2c/busses/Kconfig | 13 + drivers/i2c/busses/Makefile | 1 + drivers/i2c/busses/i2c-ma35d1.c | 779 ++++++++++++++++++++++++++++++++ 3 files changed, 793 insertions(+) create mode 100644 drivers/i2c/busses/i2c-ma35d1.c diff --git a/drivers/i2c/busses/Kconfig b/drivers/i2c/busses/Kconfig index d7b89508311f..e69120d46977 100644 --- a/drivers/i2c/busses/Kconfig +++ b/drivers/i2c/busses/Kconfig @@ -1602,4 +1602,17 @@ config I2C_VIRTIO This driver can also be built as a module. If so, the module will be called i2c-virtio. =20 +config I2C_MA35D1 + tristate "Nuvoton MA35D1 I2C driver" + depends on ARCH_MA35 || COMPILE_TEST + select I2C_SLAVE + help + If you say yes to this option, support will be included for the + I2C controller in the Nuvoton MA35D1 SoC. This driver + supports the standard I2C bus protocols, including master and + slave modes. + + This driver can also be built as a module. If so, the module + will be called i2c-ma35d1. + endmenu diff --git a/drivers/i2c/busses/Makefile b/drivers/i2c/busses/Makefile index 3755c54b3d82..ca75dae4955c 100644 --- a/drivers/i2c/busses/Makefile +++ b/drivers/i2c/busses/Makefile @@ -131,6 +131,7 @@ obj-$(CONFIG_I2C_XILINX) +=3D i2c-xiic.o obj-$(CONFIG_I2C_XLP9XX) +=3D i2c-xlp9xx.o obj-$(CONFIG_I2C_RCAR) +=3D i2c-rcar.o obj-$(CONFIG_I2C_GXP) +=3D i2c-gxp.o +obj-$(CONFIG_I2C_MA35D1) +=3D i2c-ma35d1.o =20 # External I2C/SMBus adapter drivers obj-$(CONFIG_I2C_DIOLAN_U2C) +=3D i2c-diolan-u2c.o diff --git a/drivers/i2c/busses/i2c-ma35d1.c b/drivers/i2c/busses/i2c-ma35d= 1.c new file mode 100644 index 000000000000..61d7605c3a05 --- /dev/null +++ b/drivers/i2c/busses/i2c-ma35d1.c @@ -0,0 +1,779 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) 2026 Nuvoton technology corporation. + * + * Author: Zi-Yu Chen + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* MA35D1 I2C registers offset */ +#define MA35_CTL0 0x00 +#define MA35_ADDR0 0x04 +#define MA35_DAT 0x08 +#define MA35_STATUS0 0x0c +#define MA35_CLKDIV 0x10 +#define MA35_TOCTL 0x14 +#define MA35_ADDR1 0x18 +#define MA35_ADDR2 0x1c +#define MA35_ADDR3 0x20 +#define MA35_ADDRMSK0 0x24 +#define MA35_ADDRMSK1 0x28 +#define MA35_ADDRMSK2 0x2c +#define MA35_ADDRMSK3 0x30 +#define MA35_WKCTL 0x3c +#define MA35_WKSTS 0x40 +#define MA35_CTL1 0x44 +#define MA35_STATUS1 0x48 +#define MA35_TMCTL 0x4c +#define MA35_BUSCTL 0x50 +#define MA35_BUSTCTL 0x54 +#define MA35_BUSSTS 0x58 +#define MA35_PKTSIZE 0x5c +#define MA35_PKTCRC 0x60 +#define MA35_BUSTOUT 0x64 +#define MA35_CLKTOUT 0x68 +#define MA35_AUTOCNT 0x78 + +/* MA35D1 I2C Status */ +/* Controller */ +#define MA35_M_START 0x08 /* Start */ +#define MA35_M_REPEAT_START 0x10 /* Controller Repeat Start */ +#define MA35_M_TRAN_ADDR_ACK 0x18 /* Controller Transmit Address ACK */ +#define MA35_M_TRAN_ADDR_NACK 0x20 /* Controller Transmit Address NACK */ +#define MA35_M_TRAN_DATA_ACK 0x28 /* Controller Transmit Data ACK */ +#define MA35_M_TRAN_DATA_NACK 0x30 /* Controller Transmit Data NACK */ +#define MA35_M_ARB_LOST 0x38 /* Controller Arbitration Lost */ +#define MA35_M_RECE_ADDR_ACK 0x40 /* Controller Receive Address ACK */ +#define MA35_M_RECE_ADDR_NACK 0x48 /* Controller Receive Address NACK */ +#define MA35_M_RECE_DATA_ACK 0x50 /* Controller Receive Data ACK */ +#define MA35_M_RECE_DATA_NACK 0x58 /* Controller Receive Data NACK */ +#define MA35_BUS_ERROR 0x00 /* Bus error */ + +/* Target */ +#define MA35_S_REPEAT_START_STOP 0xa0 /* Target Transmit Repeat Start or S= top */ +#define MA35_S_TRAN_ADDR_ACK 0xa8 /* Target Transmit Address ACK */ +#define MA35_S_TRAN_DATA_ACK 0xb8 /* Target Transmit Data ACK */ +#define MA35_S_TRAN_DATA_NACK 0xc0 /* Target Transmit Data NACK */ +#define MA35_S_TRAN_LAST_DATA_ACK 0xc8 /* Target Transmit Last Data ACK */ +#define MA35_S_RECE_ADDR_ACK 0x60 /* Target Receive Address ACK */ +#define MA35_S_RECE_ARB_LOST 0x68 /* Target Receive Arbitration Lost */ +#define MA35_S_RECE_DATA_ACK 0x80 /* Target Receive Data ACK */ +#define MA35_S_RECE_DATA_NACK 0x88 /* Target Receive Data NACK */ + +/* Other */ +#define MA35_ADDR_TRAN_ARB_LOST 0xb0 /* Address Transmit Arbitration Lost= */ +#define MA35_BUS_RELEASED 0xf8 /* Bus Released */ + +/* I2C_CTL constant definitions. */ +#define MA35_CTL_AA BIT(2) +#define MA35_CTL_SI BIT(3) +#define MA35_CTL_STO BIT(4) +#define MA35_CTL_STA BIT(5) +#define MA35_CTL_I2CEN BIT(6) +#define MA35_CTL_INTEN BIT(7) +#define MA35_CTL_SI_AA (MA35_CTL_SI | MA35_CTL_AA) +#define MA35_CTL_STO_SI (MA35_CTL_STO | MA35_CTL_SI) +#define MA35_CTL_STA_SI (MA35_CTL_STA | MA35_CTL_SI) + +/* Constants */ +#define MA35_CLKDIV_MSK GENMASK(15, 0) +#define I2C_PM_TIMEOUT_MS 5000 +#define STOP_TIMEOUT_MS 50 + +struct ma35d1_i2c { + spinlock_t lock; + wait_queue_head_t wait; + struct i2c_msg *msg; + unsigned int msg_num; + unsigned int msg_idx; + unsigned int msg_ptr; + int err; + int irq; + void __iomem *regs; + struct clk *clk; + struct device *dev; + struct i2c_adapter adap; + struct i2c_client *target; + struct reset_control *rst; +}; + +static inline bool ma35d1_is_controller_status(unsigned int status) +{ + return status >=3D MA35_M_START && status <=3D MA35_M_RECE_DATA_NACK; +} + +/* + * ma35d1_i2c_write_ctl - Update the I2C control register + * @i2c: Pointer to the ma35d1 i2c instance + * @ctl: Control bits to set (e.g., MA35_CTL_STA, SI, AA) + * + * Read-modify-write the CTL0 register while preserving unrelated bits. + */ +static void ma35d1_i2c_write_ctl(struct ma35d1_i2c *i2c, unsigned int ctl) +{ + unsigned int val; + + guard(spinlock_irqsave)(&i2c->lock); + val =3D readl(i2c->regs + MA35_CTL0); + val &=3D ~(MA35_CTL_SI_AA); + val |=3D ctl; + writel(val, i2c->regs + MA35_CTL0); +} + +static void ma35d1_i2c_set_addr(struct ma35d1_i2c *i2c) +{ + unsigned int rw =3D i2c->msg->flags & I2C_M_RD; + + writel(((i2c->msg->addr & 0x7f) << 1) | rw, i2c->regs + MA35_DAT); +} + +static void ma35d1_i2c_controller_complete(struct ma35d1_i2c *i2c) +{ + i2c->msg_ptr =3D 0; + i2c->msg =3D NULL; + i2c->msg_idx++; + i2c->msg_num =3D 0; + + wake_up(&i2c->wait); +} + +static void ma35d1_i2c_reset(struct ma35d1_i2c *i2c) +{ + unsigned int clkdiv, slvaddr; + + clkdiv =3D readl(i2c->regs + MA35_CLKDIV); + slvaddr =3D readl(i2c->regs + MA35_ADDR0); + + disable_irq(i2c->irq); + i2c->msg =3D NULL; + reset_control_assert(i2c->rst); + usleep_range(10, 20); + reset_control_deassert(i2c->rst); + enable_irq(i2c->irq); + + writel(clkdiv, (i2c->regs + MA35_CLKDIV)); + ma35d1_i2c_write_ctl(i2c, MA35_CTL_I2CEN | MA35_CTL_INTEN); + + if (i2c->target) + writel(slvaddr, i2c->regs + MA35_ADDR0); +} + +static void ma35d1_i2c_stop(struct ma35d1_i2c *i2c, int ret) +{ + ma35d1_i2c_write_ctl(i2c, MA35_CTL_STO_SI); + + if (ret) + i2c->err =3D ret; + + ma35d1_i2c_controller_complete(i2c); +} + +/* + * ma35d1_i2c_restore_idle - restore controller state to idle + * @i2c: Pointer to the ma35d1 i2c instance + * + * Restore the controller to an idle state after an unexpected event. + * Abort an active controller transfer, otherwise re-arm target mode + * if enabled. + */ +static void ma35d1_i2c_restore_idle(struct ma35d1_i2c *i2c) +{ + if (i2c->msg) + ma35d1_i2c_stop(i2c, -EIO); + else if (i2c->target) + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI_AA); + else + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI); +} + +/* Check if this is the last message in the set */ +static inline bool is_last_msg(struct ma35d1_i2c *i2c) +{ + return i2c->msg_idx >=3D (i2c->msg_num - 1); +} + +/* Check if this is the last byte in the current message */ +static inline bool is_last_byte(struct ma35d1_i2c *i2c) +{ + return i2c->msg_ptr =3D=3D i2c->msg->len - 1; +} + +/* Check if reached the end of the current message */ +static inline bool is_msgend(struct ma35d1_i2c *i2c) +{ + return i2c->msg_ptr >=3D i2c->msg->len; +} + +/* + * ma35d1_i2c_irq_target_trx - I2C Target state machine handler + * @i2c: ma35d1 i2c instance + * @i2c_status: hardware status code from MA35_STATUS0 + */ +static irqreturn_t ma35d1_i2c_irq_target_trx(struct ma35d1_i2c *i2c, + unsigned long i2c_status) +{ + unsigned char byte =3D 0; + + switch (i2c_status) { + case MA35_S_RECE_ARB_LOST: + /* + * Arbitration lost during address transmission phase. + * The hardware switches to Target Transmitter mode when + * our own SLA+W is detected on the bus. + */ + i2c->err =3D -EAGAIN; + ma35d1_i2c_controller_complete(i2c); + i2c_slave_event(i2c->target, I2C_SLAVE_WRITE_REQUESTED, &byte); + break; + + case MA35_S_RECE_ADDR_ACK: + /* Own SLA+W has been receive; ACK has been return */ + i2c_slave_event(i2c->target, I2C_SLAVE_WRITE_REQUESTED, &byte); + break; + + case MA35_S_TRAN_DATA_NACK: + case MA35_S_RECE_DATA_NACK: + /* + * Data byte or last data in I2CDAT has been transmitted and NACK receiv= ed, + * or previously addressed with own SLA address and NACK returned. + */ + break; + + case MA35_S_RECE_DATA_ACK: + /* + * Previously address with own SLA address Data has been received; + * ACK has been returned + */ + byte =3D readb(i2c->regs + MA35_DAT); + i2c_slave_event(i2c->target, I2C_SLAVE_WRITE_RECEIVED, &byte); + break; + + case MA35_ADDR_TRAN_ARB_LOST: + /* + * Arbitration lost during address transmission phase. + * The hardware switches to Target Receiver mode when + * our own SLA+R is detected on the bus. + */ + i2c->err =3D -EAGAIN; + ma35d1_i2c_controller_complete(i2c); + i2c_slave_event(i2c->target, I2C_SLAVE_READ_REQUESTED, &byte); + writel(byte, i2c->regs + MA35_DAT); + break; + + case MA35_S_TRAN_ADDR_ACK: + /* Own SLA+R has been receive; ACK has been return */ + i2c_slave_event(i2c->target, I2C_SLAVE_READ_REQUESTED, &byte); + writel(byte, i2c->regs + MA35_DAT); + break; + + case MA35_S_TRAN_DATA_ACK: + i2c_slave_event(i2c->target, I2C_SLAVE_READ_PROCESSED, &byte); + writel(byte, i2c->regs + MA35_DAT); + break; + + case MA35_S_REPEAT_START_STOP: + /* + * A STOP or repeated START has been received + * while still addressed as Target/Receiver + */ + i2c_slave_event(i2c->target, I2C_SLAVE_STOP, &byte); + break; + + default: + dev_err(i2c->dev, "Status 0x%02lx is NOT processed\n", + i2c_status); + ma35d1_i2c_restore_idle(i2c); + return IRQ_NONE; + } + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI_AA); + return IRQ_HANDLED; +} + +/* + * ma35d1_i2c_irq_controller_trx - I2C Controller state machine handler + * @i2c: ma35d1 i2c instance + * @i2c_status: hardware status code from MA35_STATUS0 + */ +static irqreturn_t ma35d1_i2c_irq_controller_trx(struct ma35d1_i2c *i2c, + unsigned long i2c_status) +{ + unsigned char byte; + + /* Ensuring messages are absolutely valid in Controller mode. */ + if (unlikely(!i2c->msg)) { + dev_err(i2c->dev, "Spurious controller interrupt (status: 0x%02lx)\n", i= 2c_status); + ma35d1_i2c_restore_idle(i2c); + return IRQ_HANDLED; + } + + switch (i2c_status) { + case MA35_M_START: + case MA35_M_REPEAT_START: + ma35d1_i2c_set_addr(i2c); + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI); + break; + + case MA35_M_TRAN_ADDR_ACK: + case MA35_M_TRAN_DATA_ACK: + /* SLA+W has been transmitted and ACK has been received */ + if (i2c_status =3D=3D MA35_M_TRAN_ADDR_ACK) { + if (is_last_msg(i2c) && i2c->msg->len =3D=3D 0) { + ma35d1_i2c_stop(i2c, 0); + return IRQ_HANDLED; + } + } + + if (!is_msgend(i2c)) { + byte =3D i2c->msg->buf[i2c->msg_ptr++]; + writel(byte, i2c->regs + MA35_DAT); + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI); + } else if (!is_last_msg(i2c)) { + dev_dbg(i2c->dev, "WRITE: Next Message\n"); + + i2c->msg_ptr =3D 0; + i2c->msg_idx++; + i2c->msg++; + + ma35d1_i2c_write_ctl(i2c, MA35_CTL_STA | MA35_CTL_SI); + } else { + ma35d1_i2c_stop(i2c, 0); + } + break; + + case MA35_M_TRAN_DATA_NACK: + ma35d1_i2c_stop(i2c, -EIO); + break; + + case MA35_M_TRAN_ADDR_NACK: + case MA35_M_RECE_ADDR_NACK: + /* + * Controller Transmit Address NACK + * 0x20: SLA+W has been transmitted and NACK has been received + * 0x48: SLA+R has been transmitted and NACK has been received + */ + dev_dbg(i2c->dev, "\n i2c: ack was not received\n"); + ma35d1_i2c_stop(i2c, -ENXIO); + break; + + case MA35_M_RECE_ADDR_ACK: + if (is_msgend(i2c)) { + if (is_last_msg(i2c)) { + ma35d1_i2c_stop(i2c, 0); + } else { + dev_dbg(i2c->dev, "READ: Next Transfer\n"); + + i2c->msg_ptr =3D 0; + i2c->msg_idx++; + i2c->msg++; + + ma35d1_i2c_write_ctl(i2c, MA35_CTL_STA_SI); + } + } else if (i2c->msg->len =3D=3D 1) { + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI); + } else { + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI_AA); + } + break; + + case MA35_M_RECE_DATA_ACK: + case MA35_M_RECE_DATA_NACK: + /* DATA has been received and ACK/NACK has been received */ + byte =3D readb(i2c->regs + MA35_DAT); + i2c->msg->buf[i2c->msg_ptr++] =3D byte; + + if (is_last_byte(i2c)) { + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI); + } else if (is_msgend(i2c)) { + if (is_last_msg(i2c)) { + dev_dbg(i2c->dev, "READ: Send Stop\n"); + + ma35d1_i2c_stop(i2c, 0); + } else { + dev_dbg(i2c->dev, "READ: Next Transfer\n"); + + i2c->msg_ptr =3D 0; + i2c->msg_idx++; + i2c->msg++; + + ma35d1_i2c_write_ctl(i2c, MA35_CTL_STA_SI); + } + } else { + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI_AA); + } + break; + + case MA35_M_ARB_LOST: + /* Arbitration Lost */ + i2c->err =3D -EAGAIN; + ma35d1_i2c_controller_complete(i2c); + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI); + break; + + default: + dev_err(i2c->dev, "Status 0x%02lx is NOT processed\n", + i2c_status); + ma35d1_i2c_restore_idle(i2c); + return IRQ_NONE; + } + return IRQ_HANDLED; +} + +static irqreturn_t ma35d1_i2c_irq(int irqno, void *dev_id) +{ + struct ma35d1_i2c *i2c =3D dev_id; + unsigned long status; + + status =3D readl(i2c->regs + MA35_STATUS0); + + if (status =3D=3D MA35_BUS_ERROR) { + dev_err(i2c->dev, "bus error\n"); + ma35d1_i2c_restore_idle(i2c); + return IRQ_HANDLED; + } + + if (ma35d1_is_controller_status(status)) + return ma35d1_i2c_irq_controller_trx(i2c, status); + else + return ma35d1_i2c_irq_target_trx(i2c, status); +} + +static int ma35d1_i2c_doxfer(struct ma35d1_i2c *i2c, struct i2c_msg *msgs, + int num) +{ + unsigned long timeout; + unsigned int val; + int ret, err; + + i2c->msg =3D msgs; + i2c->msg_num =3D num; + i2c->msg_ptr =3D 0; + i2c->msg_idx =3D 0; + i2c->err =3D 0; + + ma35d1_i2c_write_ctl(i2c, MA35_CTL_STA); + + timeout =3D wait_event_timeout(i2c->wait, i2c->msg_num =3D=3D 0, HZ * 5); + ret =3D i2c->msg_idx; + + if (timeout =3D=3D 0) { + dev_dbg(i2c->dev, "xfer timeout\n"); + ret =3D -ETIMEDOUT; + goto reset; + } + + err =3D readl_poll_timeout(i2c->regs + MA35_CTL0, val, + !(val & MA35_CTL_STO), 100, + STOP_TIMEOUT_MS * 1000); + if (err) { + dev_err(i2c->dev, "bus idle timeout\n"); + ret =3D -EBUSY; + goto reset; + } else if (i2c->err) { + dev_dbg(i2c->dev, "xfer error %d\n", i2c->err); + ret =3D i2c->err; + } + return ret; + +reset: + ma35d1_i2c_reset(i2c); + return ret; +} + +static int ma35d1_i2c_xfer(struct i2c_adapter *adap, struct i2c_msg *msgs, + int num) +{ + struct ma35d1_i2c *i2c =3D i2c_get_adapdata(adap); + int ret; + + ret =3D pm_runtime_resume_and_get(i2c->dev); + if (ret) + return ret; + + ret =3D ma35d1_i2c_doxfer(i2c, msgs, num); + + if (i2c->target) + ma35d1_i2c_write_ctl(i2c, MA35_CTL_AA); + pm_runtime_put_autosuspend(i2c->dev); + + return ret; +} + +static int ma35d1_reg_target(struct i2c_client *target) +{ + struct ma35d1_i2c *i2c =3D i2c_get_adapdata(target->adapter); + unsigned int slvaddr; + int ret; + + if (i2c->target) + return -EBUSY; + + if (target->flags & I2C_CLIENT_TEN) + return -EAFNOSUPPORT; + + /* Keep device active for target mode listening. */ + ret =3D pm_runtime_resume_and_get(i2c->dev); + if (ret) { + dev_err(i2c->dev, "failed to resume i2c controller\n"); + return ret; + } + + i2c->target =3D target; + + slvaddr =3D target->addr << 1; + writel(slvaddr, i2c->regs + MA35_ADDR0); + + /* I2C enter SLV mode */ + ma35d1_i2c_write_ctl(i2c, MA35_CTL_AA); + + return 0; +} + +static int ma35d1_unreg_target(struct i2c_client *target) +{ + struct ma35d1_i2c *i2c =3D i2c_get_adapdata(target->adapter); + int ret; + + if (!i2c->target) + return -EINVAL; + + writel(0, i2c->regs + MA35_ADDR0); + /* Clear AA bit */ + ma35d1_i2c_write_ctl(i2c, 0); + + synchronize_irq(i2c->irq); + i2c->target =3D NULL; + + ret =3D pm_runtime_put_sync(i2c->dev); + if (ret < 0) + dev_err(i2c->dev, "failed to suspend i2c controller"); + + return 0; +} + +/* Declare Our I2C Functionality */ +static u32 ma35d1_i2c_func(struct i2c_adapter *adap) +{ + return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL; +} + +/* I2C Bus Registration Info */ +static const struct i2c_algorithm ma35d1_i2c_algorithm =3D { + .xfer =3D ma35d1_i2c_xfer, + .functionality =3D ma35d1_i2c_func, + .reg_target =3D ma35d1_reg_target, + .unreg_target =3D ma35d1_unreg_target, +}; + +static const struct i2c_adapter_quirks ma35d1_i2c_quirks =3D { + .flags =3D I2C_AQ_NO_ZERO_LEN_READ, +}; + +static int ma35d1_i2c_suspend(struct device *dev) +{ + struct ma35d1_i2c *i2c =3D dev_get_drvdata(dev); + unsigned int val; + + /* Prepare for wake-up from I2C events if target mode is active */ + if (i2c->target) { + ma35d1_i2c_write_ctl(i2c, MA35_CTL_AA); + + /* Setup wake-up control */ + writel(0x1, i2c->regs + MA35_WKCTL); + + /* Clear pending wake-up flags */ + val =3D readl(i2c->regs + MA35_WKSTS); + writel(val, i2c->regs + MA35_WKSTS); + + enable_irq_wake(i2c->irq); + + return 0; + } + return pm_runtime_force_suspend(dev); +} + +static int ma35d1_i2c_resume(struct device *dev) +{ + struct ma35d1_i2c *i2c =3D dev_get_drvdata(dev); + unsigned int val; + + if (i2c->target) { + /* Disable wake-up */ + writel(0x0, i2c->regs + MA35_WKCTL); + + /* Clear pending wake-up flags */ + val =3D readl(i2c->regs + MA35_WKSTS); + writel(val, i2c->regs + MA35_WKSTS); + + disable_irq_wake(i2c->irq); + return 0; + } + return pm_runtime_force_resume(dev); +} + +static int ma35d1_i2c_runtime_suspend(struct device *dev) +{ + struct ma35d1_i2c *i2c =3D dev_get_drvdata(dev); + + clk_disable(i2c->clk); + + return 0; +} + +static int ma35d1_i2c_runtime_resume(struct device *dev) +{ + struct ma35d1_i2c *i2c =3D dev_get_drvdata(dev); + int ret; + + ret =3D clk_enable(i2c->clk); + if (ret) { + dev_err(dev, "failed to enable clock in resume\n"); + return ret; + } + + return 0; +} + +static void ma35d1_i2c_pm_cleanup(void *data) +{ + struct device *dev =3D data; + + pm_runtime_get_sync(dev); + pm_runtime_disable(dev); + pm_runtime_put_noidle(dev); +} + +static int ma35d1_i2c_probe(struct platform_device *pdev) +{ + unsigned int busfreq =3D I2C_MAX_STANDARD_MODE_FREQ; + struct device *dev =3D &pdev->dev; + struct ma35d1_i2c *i2c; + struct resource *res; + int ret, clkdiv; + u32 val; + + i2c =3D devm_kzalloc(dev, sizeof(*i2c), GFP_KERNEL); + if (!i2c) + return -ENOMEM; + + init_waitqueue_head(&i2c->wait); + spin_lock_init(&i2c->lock); + + i2c->dev =3D dev; + + i2c->clk =3D devm_clk_get_enabled(dev, NULL); + if (IS_ERR(i2c->clk)) + return dev_err_probe(dev, PTR_ERR(i2c->clk), + "failed to get core clk\n"); + + i2c->regs =3D devm_platform_get_and_ioremap_resource(pdev, 0, &res); + if (IS_ERR(i2c->regs)) + return PTR_ERR(i2c->regs); + + i2c->rst =3D devm_reset_control_get_exclusive(&pdev->dev, NULL); + if (IS_ERR(i2c->rst)) + return dev_err_probe(dev, PTR_ERR(i2c->rst), + "failed to get reset control\n"); + + ret =3D reset_control_deassert(i2c->rst); + if (ret) + return dev_err_probe(dev, ret, "failed to deassert reset line\n"); + + /* Setup info block for the I2C core */ + strscpy(i2c->adap.name, "ma35d1-i2c", sizeof(i2c->adap.name)); + i2c->adap.owner =3D THIS_MODULE; + i2c->adap.algo =3D &ma35d1_i2c_algorithm; + i2c->adap.quirks =3D &ma35d1_i2c_quirks; + i2c->adap.retries =3D 2; + i2c->adap.algo_data =3D i2c; + i2c->adap.dev.parent =3D &pdev->dev; + i2c->adap.dev.of_node =3D pdev->dev.of_node; + i2c_set_adapdata(&i2c->adap, i2c); + + if (!device_property_read_u32(dev, "clock-frequency", &val)) { + if (val !=3D 0 && val <=3D MEGA) + busfreq =3D val; + } + /* Calculate divider based on the current peripheral clock rate */ + clkdiv =3D DIV_ROUND_CLOSEST(clk_get_rate(i2c->clk), busfreq * 4) - 1; + if (clkdiv < 0 || clkdiv > 0xffff) + return dev_err_probe(dev, -EINVAL, "invalid clkdiv value: %d\n", + clkdiv); + + i2c->irq =3D platform_get_irq(pdev, 0); + if (i2c->irq < 0) + return dev_err_probe(dev, i2c->irq, "failed to get irq\n"); + + platform_set_drvdata(pdev, i2c); + + pm_runtime_set_autosuspend_delay(dev, I2C_PM_TIMEOUT_MS); + pm_runtime_use_autosuspend(dev); + pm_runtime_set_active(dev); + pm_runtime_enable(dev); + + ret =3D devm_add_action_or_reset(dev, ma35d1_i2c_pm_cleanup, dev); + if (ret) + return ret; + + writel(MA35_CTL_I2CEN | MA35_CTL_INTEN, i2c->regs + MA35_CTL0); + writel(FIELD_PREP(MA35_CLKDIV_MSK, clkdiv), i2c->regs + MA35_CLKDIV); + + ret =3D devm_request_irq(dev, i2c->irq, ma35d1_i2c_irq, 0, dev_name(dev), + i2c); + if (ret) { + dev_err_probe(dev, ret, "cannot claim IRQ %d\n", i2c->irq); + return ret; + } + + ret =3D devm_i2c_add_adapter(dev, &i2c->adap); + if (ret) { + dev_err_probe(dev, ret, "failed to add bus to i2c core\n"); + return ret; + } + + dev_info(&i2c->adap.dev, "%pa MA35D1 I2C adapter registered\n", + &res->start); + return 0; +} + +static const struct dev_pm_ops ma35d1_i2c_pmops =3D { + SYSTEM_SLEEP_PM_OPS(ma35d1_i2c_suspend, ma35d1_i2c_resume) + RUNTIME_PM_OPS(ma35d1_i2c_runtime_suspend, + ma35d1_i2c_runtime_resume, NULL) +}; + +static const struct of_device_id ma35d1_i2c_of_match[] =3D { + { .compatible =3D "nuvoton,ma35d1-i2c" }, + {}, +}; +MODULE_DEVICE_TABLE(of, ma35d1_i2c_of_match); + +static struct platform_driver ma35d1_i2c_driver =3D { + .probe =3D ma35d1_i2c_probe, + .driver =3D { + .name =3D "ma35d1-i2c", + .of_match_table =3D ma35d1_i2c_of_match, + .pm =3D pm_ptr(&ma35d1_i2c_pmops), + }, +}; +module_platform_driver(ma35d1_i2c_driver); + +MODULE_AUTHOR("Zi-Yu Chen "); +MODULE_DESCRIPTION("MA35D1 I2C Bus Driver"); +MODULE_LICENSE("GPL"); --=20 2.34.1 From nobody Tue Sep 29 14:06:05 2026 Received: from mail-pj1-f42.google.com (mail-pj1-f42.google.com [209.85.216.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5BDF1448B9D for ; Fri, 7 Aug 2026 06:04:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786082667; cv=none; b=SDsBqy+Ygrt61IWZOm6/KCmv0klsyMqbLrD+cspkLo3XeGiXDEOMyz1E0gr15DriKgyDh65+mkmnIYGfaIUJBTrsfHSUwpi7jdZ8+NF4QQBlPQ+s0PmLCcKgx7z530kXL/AQxAmQeIDOaGbIOH496SpV7TlAiCv/Uiqypc3stng= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786082667; c=relaxed/simple; bh=0aK3nrisfIvMUC7hMzoMx1aGyZsFxW2jrw74ipuIpwY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=D+oI3R2tXuaukx91WoDsfjqW4eoM8xwBhqAGkeSk59IfkzPcUJI5p0oe9V4juMUsuHAvbNN0jiCtdzK9qSQK/CckY2gacPqwJFKqlsTI2vn6nkTOJMijzZRwC9z258sKmq+7Daw/Xqy3d2cwv3RC3k6EqP3lDVYew3MCboHq9do= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=NY9tFTWM; arc=none smtp.client-ip=209.85.216.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="NY9tFTWM" Received: by mail-pj1-f42.google.com with SMTP id 98e67ed59e1d1-38e7109321dso1958231a91.3 for ; Thu, 06 Aug 2026 23:04:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1786082666; x=1786687466; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=6y8Hcxg9MXxS8AWcFY2VAmn1cCgVHpq4caMsrXoFzEI=; b=NY9tFTWMWonEkxo1QiTCSvKXI1nM3ykBDeY88wvgkSb9Z3sGFIUVpmppen/hCGMdVm llHyxf5YQ0uqHXG0o+D3Re1hndnLNrcD0AeJg4PeyJhQvJx3rMw9+4TAmSQeOqlCTVed Vu/VOsH6Gs+CCeVgAqGF2B0ck1gkVEstdn3+m9zD6VXhUvG9iu7UF0wF5ZdubS9aDmUg bRaG5BgwLOZWLGyYrH8+93QZ3oGUleJMW8tTL7A15WDi8Ewzst4bRLMVBqX+4TQvZF1L dAKYzppQjaeyAvL0Qu9jhYAvGiyH1k4SyCO8QIRPfV6wWAx/h1Gm7gzb3J/yrFWCtGTx Uskw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786082666; x=1786687466; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=6y8Hcxg9MXxS8AWcFY2VAmn1cCgVHpq4caMsrXoFzEI=; b=iEBWTNREQNd1fqH8jeECekVt0a+G2KoApj/+XfdZwy5OsHZLScBDe6G/JKhLMarrkU wMKJp6l12TE3+wzq54Zg1W+q3rYSp1Ig1O7DpxYm/RyXIpzCzxGBE29HoRfaJieRBa4w AezB0ADrG6mK+EOXeoB+1A8wO1hlq7PZrRL9RhwA1xG+bbmmiCpxd2gf67EvDRVeHcQh gZYtcsSe1N7QaZb3WKwdVgfQL4kI9lYKXu/zaVvtUp6G28BUsC1m4fFDu8ufLmE9E6q7 SYftbTLjNBmneNVtfH4/LPVnfkgEtDwwSUhrZhPUay+G2JGiO2F3P61PPdATfbSoskZb XO7Q== X-Forwarded-Encrypted: i=1; AHgh+Ro7ozkgAlt5D1m5qcf1MykDQbo8BtTfIRP+n49h3+Ih2dHbZcyAQoKSef7hkf5J9L7NBFnujF/kdnYK1xQ=@vger.kernel.org X-Gm-Message-State: AOJu0YxGVUrVM2zBt8FzRMXZ8543matO0+e12us7zaklVlxoOq/DrFcE 93gZutE2uuDVyHHYVm7lPjk/TvW6KiAupKnc6dQ7cZAFELM91n/lTzgP X-Gm-Gg: AR+sD11gCr8+UflFNrGDfO7+o4jRhSVz9OcfS7lpiJZ5vKDkbmiYw6mP/jOgPbcoJPZ uINwsZ4Aqm4RYmekhNrQODXhthZvSFCHndOlJripMQsufIJcAzVguzRrbPL8FFHr2X8GBdClAMc 3BfeeLdfR8lewYFkbkqZ216qHn5i0x6QgCeEaC3Ah/wuxrmcfIhl7iXppEsMgGDWZEBMDJcESHt AY1fhhcKA4Uoco3LBLuQKayZ6tIezo+v4bnNyos0vfCDOOpigpolA2ey4K+RkGZ1CvXC5F7VFSG RzZpanHJGw7ztsL5mA7qWR5KSSdeBIf1Vz9EVZUfvP7fiMqwX+qHUxpY118AFoXI3BUS1yOADaB zu9oeWKFfjWCbEm2ZFiIkAWVNq2gA3tWnwFBvy0V8WKuXsjjjlik5DpGQtaHCCe2lURUTrOjiYa F95cgQsq82dZTkP/jf34ex2WCxyYl3QXVxUCosA3+PXB9ahOj86xiDiZNrOx1nBYN1J8KDJagge ZFUNs5E59TFNXZ0a8dmegLvQmNvzhNJwV4jLKPdtEdsHJg= X-Received: by 2002:a17:90b:524c:b0:38e:5ac1:9517 with SMTP id 98e67ed59e1d1-3903c54b386mr19817734a91.3.1786082665738; Thu, 06 Aug 2026 23:04:25 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-39085de9c0fsm3375588a91.5.2026.08.06.23.04.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Aug 2026 23:04:25 -0700 (PDT) From: Zi-Yu Chen To: Andi Shyti , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Jacky Huang , Shan-Chun Hung , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Andrew Jeffery , Zi-Yu Chen Subject: [PATCH v9 3/3] arm64: dts: nuvoton: Add I2C nodes for MA35D1 SoC Date: Fri, 7 Aug 2026 14:04:00 +0800 Message-Id: <20260807060400.2047517-4-zychennvt@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260807060400.2047517-1-zychennvt@gmail.com> References: <20260807060400.2047517-1-zychennvt@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add I2C controller nodes to the MA35D1 SoC dtsi file. Also, enable the I2C2 interface on the MA35D1 SOM board and configure its pinctrl to allow communication with the onboard NAU8822 audio codec Signed-off-by: Zi-Yu Chen --- .../boot/dts/nuvoton/ma35d1-som-256m.dts | 20 ++++++ arch/arm64/boot/dts/nuvoton/ma35d1.dtsi | 72 +++++++++++++++++++ 2 files changed, 92 insertions(+) diff --git a/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts b/arch/arm64/b= oot/dts/nuvoton/ma35d1-som-256m.dts index a029b660e8dc..422468dbc3bf 100644 --- a/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts +++ b/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts @@ -57,6 +57,18 @@ &clk { "integer"; }; =20 +&i2c2 { + status =3D "okay"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_i2c2>; + + nau8822: audio-codec@1a { + compatible =3D "nuvoton,nau8822"; + reg =3D <0x1a> ; + nuvoton,spk-btl; + }; +}; + &pinctrl { uart-grp { pinctrl_uart0: uart0-pins { @@ -100,6 +112,14 @@ pinctrl_uart16: uart16-pins { power-source =3D <1>; }; }; + + i2c-grp { + pinctrl_i2c2: i2c2-pins { + nuvoton,pins =3D <1 8 4>, + <1 9 4>; + bias-disable; + }; + }; }; =20 &uart0 { diff --git a/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi b/arch/arm64/boot/dts/= nuvoton/ma35d1.dtsi index 7228ad4735b5..28488889f564 100644 --- a/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi +++ b/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi @@ -372,6 +372,78 @@ uart15: serial@407f0000 { status =3D "disabled"; }; =20 + i2c0: i2c@40800000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40800000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C0_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C0>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c1: i2c@40810000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40810000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C1_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C1>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c2: i2c@40820000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40820000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C2_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C2>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c3: i2c@40830000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40830000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C3_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C3>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c4: i2c@40840000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40840000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C4_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C4>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c5: i2c@40850000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40850000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C5_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C5>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + uart16: serial@40880000 { compatible =3D "nuvoton,ma35d1-uart"; reg =3D <0x0 0x40880000 0x0 0x100>; --=20 2.34.1