From nobody Fri Oct 2 01:56:58 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2BE52382299 for ; Thu, 6 Aug 2026 05:35:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785994506; cv=none; b=iuReRg7e+v6vQ3Dp6ChejPrf8TL27/oJtfTFYBjYe1VqPFALRWgACXT3JsSwnEN2VrsJbKSKAod/wSWgh1+iorYyk6rRu6zcG37+EQ3vMVKbt13peK3SlZfCkUgz3lwRMcyOxAY3HhXHjH9IRqSRAICBUQs7KK4cCI8Tb8KXl+8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785994506; c=relaxed/simple; bh=j2WYAV1aNBU6qA06/lKr+zBb2ivHwzRVH7KmfeGLj8I=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=pqvoCh5p4Lg9s+ttKaByfc/D+G2Ti954KZgoiIYnQ0A8LnVc2AzkBldeqdjn4nj5u+qjHMflFszAB8Z613bj9TXvbR1/LM2cPzM1n9xzHBQaVe1q5lqYMtZ0qDy+VFp/6taph3qbrPvky+fAhmKUDprc6auzdmj/4HwFfycyZGQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Vhx6+YR1; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=P7vvkXIV; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Vhx6+YR1"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="P7vvkXIV" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6763wrNf482381 for ; Thu, 6 Aug 2026 05:35:04 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 9qJ93ar8M4VFOq0DBtpdBUnHIbNQxTzt1c7fhgBAExc=; b=Vhx6+YR1Le9oiR76 bEiYQpSqEWzBOBilE0TdmwAXLUIqc9V09KHVW0g+zijp6f0o9ZGOjZtxLG5hvR1K omcQBYB7tADtqrNlYKxbTv6ftbyNPtifc6zX7qESHkWd6OAN0nSL4u0el8Jyj90j to0vJWjC1ruYwpVXeUbsh4x+5oyK61Oq7OF67jIkVCfxheKh+1MQce81AmYO/KcM C0G7RwTfUMVDIhkLNO8H58LkYK9crxcnq/FP8TyrKy68DgnHGZ2cnfygV2nHCppa e0LtSNbj3WIC/FiZXGlObb5RAGAt2qG1g9/dJ/Fd1WWsXaihUaANk6twnZxRN7Y/ icZyEw== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fvjueg9dg-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 06 Aug 2026 05:35:04 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2cacf17c7e0so25585315ad.0 for ; Wed, 05 Aug 2026 22:35:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1785994503; x=1786599303; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=9qJ93ar8M4VFOq0DBtpdBUnHIbNQxTzt1c7fhgBAExc=; b=P7vvkXIVvtmzQ78wha9lICXgbcr+F2IyLT16TIZ4A3+SV5M5xH4GAcWPIZ5306t6dA 2Cmi4oNAQ6CAutfaIVv9FbiMvVztkrjQQlO71mrGlNcN2QwPv9dERvYyPpYJOYzZ9LJM sYxTRJvRCMOp0ASZPhOx5Th72kZLCFMYE0MP6+vrx8dUZtWR/H963Mneell8JAS1Tw7N fOJOeqXBj3BG9oZ4WgVeIbdnO6OlRQygSMoMFpUROtUVNpbDTD6yEEmqAK3yGJ/wsB8M K9JN0J4u/9p7w/WSa2fl1VJ2/PXjy5o+Iz+Eg8wi++HXvcBl48EBZwfveICNo3C/Ge+w v/HA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785994503; x=1786599303; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=9qJ93ar8M4VFOq0DBtpdBUnHIbNQxTzt1c7fhgBAExc=; b=Iz2dubZU2SuaRE3wtzdIXF5qcujlW+b4cTwkYB0L0w+/HhjcEx6DsjGfEyA44tV+Gn vQAbFx35JFTyl3dAMS1vlL8VGvjT/7nazgoAk/sepYTSLjibiHCMhYT66BSYRndq9pJZ oOgvge4VIWWrJlSNGCu4txAHdi69fqXQtIlS/nAjl0fFFi6cH5KeMEDEOZO6SztSMeJv WmE+XefsFAUv251jqb/JKWaI5XZJvFj9OEVGjX0CLGA9f0Es6qzj6yz05mm1TeMO6yFk Zewi8SY0wpXUTBH6ftOaOYr1OtFPLNxhsukyhWW1GKXl8IgmXMhQdZyy7pDLA36MEOA1 gVPg== X-Forwarded-Encrypted: i=1; AHgh+RqVuN+oWxY3uX+OpbPDIaC6Q9tl+1nn25hVGtT/NzcxwKvsBNBU/YTiEWAEC3pQ3Xm6bSGWMtHwAvOnuQU=@vger.kernel.org X-Gm-Message-State: AOJu0Yxx7aw+b8sUiHVluLFXduHgliyJgjuAcDH/LJTPpwPbPuQX+3jC eYgivfeIa+9Gqz4gwialCYUDYTXkhc65lA2QZhCZ7a2vfYTrFnAFMLMSH1Cv9LCawWKj60L4Qsr PhcT5GXoEDxBllgOEi4Kv+gaGbxIiRd0b6D1fFHpsx2JSwk7Q7ycCXYjOA56aPhtMBaM= X-Gm-Gg: AR+sD12Cr0DaXkNIULDxM8luOHL1CnUOZM4b5mI8IJOLUnLDe4F+g8DMoEiOxREPDin fYdUvhK8U5yqlENvrD/X2e2CKn6F/5tK6igOwf10czVeIsLX73BYrF0Gjdw8qWOvnLry89cwxGt wsVfJA/L3d4WIZGzlPRfqMWmAlj7QwL3sJ4v61MMIOEqULWej+uJeqXtcacuE73dqK3dVbFrbsQ 5+kNA4ARKAUc6s8ffcJWbR3n1CUxU+yrKhkOn3/uKhoKLctVFmJhAQsNzaBq/56JzGLOeOkURUe x/YvFfOuORCu3mSakvyfYLiA28AeqcBtXa/0JZGw8CntyKNsU6xF/JV0mjQgZDkeeLRZOjSXX5B /tjHCpfyWzWkytOn/cMBSgvLQmDw3r8M1RbTHiK2UbmFHHQo= X-Received: by 2002:a17:903:2342:b0:2cf:bf32:b754 with SMTP id d9443c01a7336-2d0ca711fafmr133353035ad.8.1785994503563; Wed, 05 Aug 2026 22:35:03 -0700 (PDT) X-Received: by 2002:a17:903:2342:b0:2cf:bf32:b754 with SMTP id d9443c01a7336-2d0ca711fafmr133352435ad.8.1785994503003; Wed, 05 Aug 2026 22:35:03 -0700 (PDT) Received: from hu-qianyu-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2d0a9f8fee7sm25780085ad.16.2026.08.05.22.35.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 05 Aug 2026 22:35:02 -0700 (PDT) From: Qiang Yu Date: Wed, 05 Aug 2026 22:34:55 -0700 Subject: [PATCH v2 1/3] dt-bindings: clock: qcom: Move x1e80100 TCSR to own binding Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260805-hamoa_tcsr_qref_0805-v2-1-4f1cfb1fcab2@oss.qualcomm.com> References: <20260805-hamoa_tcsr_qref_0805-v2-0-4f1cfb1fcab2@oss.qualcomm.com> In-Reply-To: <20260805-hamoa_tcsr_qref_0805-v2-0-4f1cfb1fcab2@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Qiang Yu X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1785994500; l=5156; i=qiang.yu@oss.qualcomm.com; s=20250513; h=from:subject:message-id; bh=j2WYAV1aNBU6qA06/lKr+zBb2ivHwzRVH7KmfeGLj8I=; b=Cx/poACnVd5oi/juwQuEm7uJELcE+QyD5Uxkd9ZCXv1ngeO8/RkLbnRI/aPPC0NzAya/jBxdM oiu4d+Sc/ERCp0GFfRLWZBsiFXhtIHKuIQCvdxOAqN2H8z8EJTCqOJ5 X-Developer-Key: i=qiang.yu@oss.qualcomm.com; a=ed25519; pk=Rr94t+fykoieF1ngg/bXxEfr5KoQxeXPtYxM8fBQTAI= X-Authority-Analysis: v=2.4 cv=aNzAb79m c=1 sm=1 tr=0 ts=6a741d08 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=Vu0f6eG494TTLRuRXOAA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-GUID: wabbVGV01lcwzUfQS-mRPI2rh2HFzbZw X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODA2MDA0MCBTYWx0ZWRfX83TOEOlXbzy2 RGJfx7zOR7nU03CtRn7gKCsmPYwWQrWtywD5G7e4KQYOYma+WbM5AuPYLIkbsFD89AhxFwLHVdG P+Ol0FRG5YWYGqzVx/BkNLSJLnmcLLH8LEa0GqsIFCpThCWBHMHk1Dnis8fhhE9O6Rf16IoO3CW 6vq0quWIKanRflMn8F6JP3pdyKspr7awk8TfyNNRbLkDrCVUKbIf2b3GnHuKst+2rkyRGQ5iZei dB2PSOSvL3T9rjscmN7HqOUAT2goP0RPcKX6vYETldfU+8zAvp4z3JGqV6ORM5WMvyeepmxxkH8 OslN/dMIjMdTiwcXq2FPcEFT+PGlFXfMXrInImkkVT4VU5lFq0s7iirxpOcuJJRXtjgw86LLHOl Iys6xAdgCyLVXW+zlqxycJ3i317XAsDNpFIzEEmnznIu+1HfguUz0dO7qRvrpNxVMpnua2FrVEL wGLmv7K6DEg7yFFJ7Gw== X-Proofpoint-ORIG-GUID: wabbVGV01lcwzUfQS-mRPI2rh2HFzbZw X-Proofpoint-Spam-Info: AW1haW4tMjYwODA2MDA0MCBTYWx0ZWRfX4KrYQUhUF+0u jRkSbKbCG8Mh46HMoQr40fm5nB4auwfzT3B+X2V/KILwPBd0L8wUYLueGWH5qRR4gnkzMUQ9bCY AjPeAHm5pXolAPFknyGh+/vwrZi/Kjw= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-05_06,2026-08-05_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 phishscore=0 priorityscore=1501 lowpriorityscore=0 impostorscore=0 suspectscore=0 adultscore=0 clxscore=1015 malwarescore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608060040 The QREF block supplies reference clocks to PCIe/USB/UFS PHYs and requires dedicated LDO supplies to operate. The digital control interface for QREF (clkref_en registers) resides in TCSR on x1e80100. Since QREF has no dedicated DT node of its own, these supply properties are placed in the TCSR node which acts as the control interface for QREF. These LDOs are required by QREF to provide a stable reference clock, without which the USB/PCIe/eDP PHYs cannot work properly, so they are marked required even though it breaks ABI. Add a dedicated binding file for qcom,x1e80100-tcsr and document the supply properties. Signed-off-by: Qiang Yu --- .../bindings/clock/qcom,sm8550-tcsr.yaml | 1 - .../bindings/clock/qcom,x1e80100-tcsr.yaml | 118 +++++++++++++++++= ++++ 2 files changed, 118 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml = b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml index 1f3332275c17..f199655790da 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml @@ -36,7 +36,6 @@ properties: - qcom,sm8550-tcsr - qcom,sm8650-tcsr - qcom,sm8750-tcsr - - qcom,x1e80100-tcsr - const: syscon - items: - enum: diff --git a/Documentation/devicetree/bindings/clock/qcom,x1e80100-tcsr.yam= l b/Documentation/devicetree/bindings/clock/qcom,x1e80100-tcsr.yaml new file mode 100644 index 000000000000..55182cf550e7 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/qcom,x1e80100-tcsr.yaml @@ -0,0 +1,118 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/qcom,x1e80100-tcsr.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm TCSR Clock Controller on X1E80100 + +maintainers: + - Bjorn Andersson + - Taniya Das + +description: | + Qualcomm TCSR clock control module provides the clocks, resets and + power domains on X1E80100 + + See also: + - include/dt-bindings/clock/qcom,x1e80100-tcsr.h + +properties: + compatible: + items: + - enum: + - qcom,x1e80100-tcsr + - const: syscon + + clocks: + items: + - description: TCXO pad clock + + reg: + maxItems: 1 + + '#clock-cells': + const: 1 + + '#reset-cells': + const: 1 + + vdda-qrefrpt0-0p9-supply: true + vdda-qrefrpt1-0p9-supply: true + vdda-qrefrpt2-0p9-supply: true + vdda-qrefrpt3-0p9-supply: true + vdda-qrefrpt4-0p9-supply: true + vdda-qrefrx0-0p9-supply: true + vdda-qrefrx1-0p9-supply: true + vdda-qrefrx2-0p9-supply: true + vdda-qrefrx3-0p9-supply: true + vdda-qrefrx4-0p9-supply: true + vdda-qreftx0-0p9-supply: true + vdda-qreftx0-1p2-supply: true + vdda-qreftx1-0p9-supply: true + vdda-qreftx1-1p2-supply: true + vdda-refgen0-0p9-supply: true + vdda-refgen0-1p2-supply: true + vdda-refgen2-0p9-supply: true + vdda-refgen2-1p2-supply: true + +required: + - compatible + - clocks + - vdda-qrefrpt0-0p9-supply + - vdda-qrefrpt1-0p9-supply + - vdda-qrefrpt2-0p9-supply + - vdda-qrefrpt3-0p9-supply + - vdda-qrefrpt4-0p9-supply + - vdda-qrefrx0-0p9-supply + - vdda-qrefrx1-0p9-supply + - vdda-qrefrx2-0p9-supply + - vdda-qrefrx3-0p9-supply + - vdda-qrefrx4-0p9-supply + - vdda-qreftx0-0p9-supply + - vdda-qreftx0-1p2-supply + - vdda-qreftx1-0p9-supply + - vdda-qreftx1-1p2-supply + - vdda-refgen0-0p9-supply + - vdda-refgen0-1p2-supply + - vdda-refgen2-0p9-supply + - vdda-refgen2-1p2-supply + +additionalProperties: false + +examples: + - | + #include + + soc { + #address-cells =3D <2>; + #size-cells =3D <2>; + + clock-controller@1fc0000 { + compatible =3D "qcom,x1e80100-tcsr", "syscon"; + reg =3D <0x0 0x1fc0000 0x0 0x30000>; + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + vdda-qrefrpt0-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1a>; + vdda-qreftx0-0p9-supply =3D <&vreg_l1a>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2a>; + vdda-qreftx1-0p9-supply =3D <&vreg_l1a>; + vdda-qreftx1-1p2-supply =3D <&vreg_l2a>; + vdda-refgen0-0p9-supply =3D <&vreg_l1a>; + vdda-refgen0-1p2-supply =3D <&vreg_l2a>; + vdda-refgen2-0p9-supply =3D <&vreg_l1a>; + vdda-refgen2-1p2-supply =3D <&vreg_l2a>; + }; + }; + +... --=20 2.34.1 From nobody Fri Oct 2 01:56:58 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2DC1B390C8C for ; Thu, 6 Aug 2026 05:35:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785994509; cv=none; b=IoamPYQcdpLGNOHXd8RL6XfGnalHvD3YfatKzFH8BVhyZ7X09Z83ys+DhK9ExaZLGKbtU/GqYwEQ8vZTmxMsPVaMJ+rBuYVq325oy7TeeEiwuz8bAvG22fdnwMpA9FwhoszDyhVZHixFh0yblSI1amL4NK28pUAFIaPREnFkm5M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785994509; c=relaxed/simple; bh=ihdFPILNani3Ibkuu+huHpL8xJf5HkOPsUpioh5t6jk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=JRCREFOFfliToqVai7gP3AB4ghlmAxM8D8rv5x33fTxwgM0rBhish62GqEBvOmnGUKvZHJLUmZERsDA0Nd7eFVs+7wS6etTlooKo5ZqokU6IMG9xFab5A+l2L/zLk2zjYLGmYhGfAqs2XlfKPwPp+MFiTZkFqf8V4caJSBEedjw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=OUYO7qw0; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=C47symXR; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="OUYO7qw0"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="C47symXR" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 675NbrpC4139133 for ; Thu, 6 Aug 2026 05:35:06 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Eq9O/ZH/lB+RqlHtKACGCAmmelni54lJd8E5ukY2rx8=; b=OUYO7qw0WAU15UXa MWxAM0mJrZ/5kpvi8mV+KNpL0HaRwfSi90c2H5oT2xQxcGqw4CxfGF6dTmSkZ8IA 5WOzuWLnDzLEqSZFEAlt0H96DJlsIXclxr4EIsCQhGVAhsGe3K/CSDtpO5cgG+Ly zN1hPBOyjTwtg+cjEmuEaNQ8g/uoJ9UDyQn/rUZZ5bx8O1CEPhVoFDF+M8Alr96o 0FcpnzgEqvKFW91qMxN8gdyPE30EN3rphK1nKOdRcq/WbdPNEjkmUnWpLY1nv0a8 o1JjGQo+i6rGtonVnhI4j3PR1JQtgYo3ZNmctyvByDzTYXrocCM3Gh7iUlNXao4l m2YOoA== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fv5x9ur08-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 06 Aug 2026 05:35:05 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2ce8a76df2dso32184345ad.2 for ; Wed, 05 Aug 2026 22:35:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1785994505; x=1786599305; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=Eq9O/ZH/lB+RqlHtKACGCAmmelni54lJd8E5ukY2rx8=; b=C47symXREox5NXEcJsPSrA/artEhNecSuHLjLllwFzYKPjb3VXE4RoSaiDMnXJKdWg 7Xzz24lDe6yq/Tgt6biXdpyVobWO6WIKLfI+uXMaq1wHRBRpYSgDjXJtfV0A/BL3A+iu JadTTFxMKTzVcqzXEAwTV2Ls3W1smqUa6zcNXPhgSD0KHA8h7mnIjNSbZLbIvMvjIR6V UIwX2QdbPVmJ/81XDcU6IgTZji3ptQSmmhncJ30zuHwy2XLQvCIQzt8ak/jYLuzsKOpN LIyOUfYgYp5UQNE0uZkKzZjhHOpjS5RHMJT7xzbBvNBdQwS/9ZkawYZNC3i5MwcDFk+r a9Lg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785994505; x=1786599305; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=Eq9O/ZH/lB+RqlHtKACGCAmmelni54lJd8E5ukY2rx8=; b=XkL/Ute7RXNoXmj1d9yDdLjcBIBF4IDFZoqFa+6zqreKRx2Azwtk1RbEWZbw5CLOBN ppBNh1ON4Syw6mkbNU/8mndYsGhGC2cWnKnH5aW0YJ6TPsFUSre+AaxuWJ+tG15334Xv wRHOyjV0jdKBx8q8oS0uvxFJ9hF8sjLhB8PY5xwqc5fqIqUyT01TJTJi62cliRrqu03M ckF1mUzmKb7hh+gRL4ptOcFEdkNk+1+7u2NzhVsRdL/VpwUIaz3fjWBZdT/z7YCohya4 wqBWrZFsTac1X0uY7G2A0d8ddN9LtQRQ9z+k08sPhVfx0ATK8guVLonu2NVP9kdxIdRS Uumw== X-Forwarded-Encrypted: i=1; AHgh+RpzxXiR0MthEtlIi4okUF84p2bIrPnoyA7ofc4iUf3oSYd8sfDZBOFXf9C5yuARaldWyookF7QMvi7Tzbg=@vger.kernel.org X-Gm-Message-State: AOJu0Yx8Y/NyN7rgnlL1SeIZmzKbU7XR6c4pJkNOCVcalksV/zqayHFH ZDhlKygG0eZTvWzQUoTYPorHo4nu2m7rjAyq6GmDNpoBh7orZAo82FQlg6ngj3tPTsJr3xRxBSe tCNAVCea+3NYdiOCc0hPxKJcIF0ZUxywGhjnyiL+XMkuWC1nWkUcnSxkX267tjpb8rSc= X-Gm-Gg: AR+sD10df8JikLYG0veDpqwhm7IqIdxKRCCnqgEzprddkDykz+dmm0WuclDRFLUnMlS bIXWaKYysMkcb7FjNpZES0ntfrQNuGjTaJ4EHxgOkNHBOvRgGZCWjpNR7Cv8Pl/M/hDsEkiKfRS hgN4+zHQ7URpX/iwXhcSiOlxFjszmDSf9vNwaJZB10oqseJJllD7fTXgEZqCloRTypBGsxwSyht R6QFOfjYrxlKXbS+JH0+Y68wvPKw+gwqrEBDVkYcBd8J1AbJlhKhObBOlqCgMI46jvOJWyWHabR 4jv3XGOUivg+pPV5FQcwZOaO3unemHFU0gvdca86w8L7m6d6INfZh014JYIrpLm/wx3mwHurNMZ 8B3RgYgg9/m7ZnsK+bgzGPs+ia/Kqzx5DYe1xqilpUs0d5Yw= X-Received: by 2002:a17:902:ea01:b0:2c9:bf82:dd11 with SMTP id d9443c01a7336-2d0ca71b505mr129757095ad.7.1785994504949; Wed, 05 Aug 2026 22:35:04 -0700 (PDT) X-Received: by 2002:a17:902:ea01:b0:2c9:bf82:dd11 with SMTP id d9443c01a7336-2d0ca71b505mr129756595ad.7.1785994504505; Wed, 05 Aug 2026 22:35:04 -0700 (PDT) Received: from hu-qianyu-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2d0a9f8fee7sm25780085ad.16.2026.08.05.22.35.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 05 Aug 2026 22:35:03 -0700 (PDT) From: Qiang Yu Date: Wed, 05 Aug 2026 22:34:56 -0700 Subject: [PATCH v2 2/3] clk: qcom: tcsrcc-x1e80100: Migrate to clk_ref helper Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260805-hamoa_tcsr_qref_0805-v2-2-4f1cfb1fcab2@oss.qualcomm.com> References: <20260805-hamoa_tcsr_qref_0805-v2-0-4f1cfb1fcab2@oss.qualcomm.com> In-Reply-To: <20260805-hamoa_tcsr_qref_0805-v2-0-4f1cfb1fcab2@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Qiang Yu , Konrad Dybcio X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1785994500; l=12460; i=qiang.yu@oss.qualcomm.com; s=20250513; h=from:subject:message-id; bh=ihdFPILNani3Ibkuu+huHpL8xJf5HkOPsUpioh5t6jk=; b=V0Om/cpGLWkI5B2ZQcSkMpE7izK/rgjLwJpE8ZGHdSZQ//re9TnsWhawKhor3KzgWiIxqSjpG ounkgfmzt4CDFbp4RIgrd8jYNL8adJcnbSoubOk3vVw4eh0Jg0M8w2I X-Developer-Key: i=qiang.yu@oss.qualcomm.com; a=ed25519; pk=Rr94t+fykoieF1ngg/bXxEfr5KoQxeXPtYxM8fBQTAI= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODA2MDA0MCBTYWx0ZWRfX/j+l1jUVTTkp rALRyB06+2F530tuMxxm3FZrWyuyFryr2vb7iolb98oUHcrm7OyZzWjPkkvI2WpBKbT7h35zC6Y UclL95GZYCKj+38ZZgfPt0/bskSiy5Iv0zxFS0ojTAKzrf96/ItivD7kTUMDMbmoGA1AdBG6OuS MInNCSSL6qnwZKSFGL9SlUIHnCBrbYv6b5GwldmId3Bkw7M7xhC82vyW2uutvxCwhHaoJj8OzqI imdzCYZSOAW+sycw3idsjKjWhGXESZnzB5fQ+x0bVHnwAGiUjuXYv8aF5kJ8U1fcQk3p0SEaAcv ZLveMrD7Sbdfat/DojilwKjQCv8U1xdpsah+8KgD/A43dEjnAXLa+okk4lD/Ek/kGNl7JJuwZNn wpT7TuvOHQuQX33A20o1tY885MssFWmUnU7DdaIcOmb2BWBvSu22IHoE1SWLgaBk0tkrcDKnMuS RUkSVpsrAVIddizo4Bg== X-Proofpoint-ORIG-GUID: s7HfjTPGXFYuizJNRlmlQpEqB_Ok-0IC X-Authority-Analysis: v=2.4 cv=BMqDalQG c=1 sm=1 tr=0 ts=6a741d0a cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=EUspDBNiAAAA:8 a=48_MYvKuBCZC4ZtyZX0A:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-GUID: s7HfjTPGXFYuizJNRlmlQpEqB_Ok-0IC X-Proofpoint-Spam-Info: AW1haW4tMjYwODA2MDA0MCBTYWx0ZWRfXw010bL7vNBoH sdylCw0FEkGVm8yoC7lDPhqjTlLL97t/LctwCEvGG0wa2nMvr3b/wtnpHvNnDh5Lkabm4ksdYmk 6LDPnvUpqx8l/XRuwFXVuMtotjycB5U= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-05_06,2026-08-05_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 spamscore=0 impostorscore=0 lowpriorityscore=0 clxscore=1015 phishscore=0 suspectscore=0 bulkscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608060040 Replace local clk_branch-based clkref definitions with descriptor-based registration via qcom_clk_ref_probe(). This keeps the x1e80100 driver focused on clock metadata and reuses common runtime logic for regulator handling, enable/disable sequencing, and OF provider wiring. Reviewed-by: Konrad Dybcio Signed-off-by: Qiang Yu --- drivers/clk/qcom/tcsrcc-x1e80100.c | 335 +++++++++++++--------------------= ---- 1 file changed, 113 insertions(+), 222 deletions(-) diff --git a/drivers/clk/qcom/tcsrcc-x1e80100.c b/drivers/clk/qcom/tcsrcc-x= 1e80100.c index 0b05c27b619b..ad1f6be83a53 100644 --- a/drivers/clk/qcom/tcsrcc-x1e80100.c +++ b/drivers/clk/qcom/tcsrcc-x1e80100.c @@ -5,252 +5,141 @@ */ =20 #include +#include #include +#include #include #include =20 #include =20 -#include "clk-branch.h" -#include "clk-regmap.h" -#include "common.h" -#include "reset.h" - -enum { - DT_BI_TCXO_PAD, +static const char * const x1e80100_tcsr_tx1_rpt0_rx0_regulators[] =3D { + "vdda-refgen0-0p9", + "vdda-refgen0-1p2", + "vdda-qreftx1-0p9", + "vdda-qreftx1-1p2", + "vdda-qrefrpt0-0p9", + "vdda-qrefrx0-0p9", }; =20 -static struct clk_branch tcsr_edp_clkref_en =3D { - .halt_reg =3D 0x15130, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15130, - .enable_mask =3D BIT(0), - .hw.init =3D &(const struct clk_init_data) { - .name =3D "tcsr_edp_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, - }, +static const char * const x1e80100_tcsr_tx1_rpt1_rx1_regulators[] =3D { + "vdda-refgen0-0p9", + "vdda-refgen0-1p2", + "vdda-qreftx1-0p9", + "vdda-qreftx1-1p2", + "vdda-qrefrpt1-0p9", + "vdda-qrefrx1-0p9", }; =20 -static struct clk_branch tcsr_pcie_2l_4_clkref_en =3D { - .halt_reg =3D 0x15100, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15100, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_pcie_2l_4_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, - }, +static const char * const x1e80100_tcsr_tx1_rpt12_rx2_regulators[] =3D { + "vdda-refgen0-0p9", + "vdda-refgen0-1p2", + "vdda-qreftx1-0p9", + "vdda-qreftx1-1p2", + "vdda-qrefrpt1-0p9", + "vdda-qrefrpt2-0p9", + "vdda-qrefrx2-0p9", }; =20 -static struct clk_branch tcsr_pcie_2l_5_clkref_en =3D { - .halt_reg =3D 0x15104, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15104, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_pcie_2l_5_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, - }, +static const char * const x1e80100_tcsr_tx0_rpt3_rx3_regulators[] =3D { + "vdda-refgen2-0p9", + "vdda-refgen2-1p2", + "vdda-qreftx0-0p9", + "vdda-qreftx0-1p2", + "vdda-qrefrpt3-0p9", + "vdda-qrefrx3-0p9", }; =20 -static struct clk_branch tcsr_pcie_8l_clkref_en =3D { - .halt_reg =3D 0x15108, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15108, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_pcie_8l_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, - }, +static const char * const x1e80100_tcsr_tx0_rpt4_rx4_regulators[] =3D { + "vdda-refgen2-0p9", + "vdda-refgen2-1p2", + "vdda-qreftx0-0p9", + "vdda-qreftx0-1p2", + "vdda-qrefrpt4-0p9", + "vdda-qrefrx4-0p9", }; =20 -static struct clk_branch tcsr_usb3_mp0_clkref_en =3D { - .halt_reg =3D 0x1510c, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x1510c, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb3_mp0_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, - }, +static const struct regmap_config tcsr_cc_x1e80100_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x2f000, + .fast_io =3D true, }; =20 -static struct clk_branch tcsr_usb3_mp1_clkref_en =3D { - .halt_reg =3D 0x15110, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15110, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb3_mp1_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, +static const struct qcom_clk_ref_desc * const tcsr_cc_x1e80100_clk_descs[]= =3D { + [TCSR_EDP_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_edp_clkref_en", + .offset =3D 0x15130, + .regulator_names =3D x1e80100_tcsr_tx0_rpt3_rx3_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt3_rx3_regulators), }, -}; - -static struct clk_branch tcsr_usb2_1_clkref_en =3D { - .halt_reg =3D 0x15114, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15114, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb2_1_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_PCIE_2L_4_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_pcie_2l_4_clkref_en", + .offset =3D 0x15100, + .regulator_names =3D x1e80100_tcsr_tx1_rpt1_rx1_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt1_rx1_regulators), }, -}; - -static struct clk_branch tcsr_ufs_phy_clkref_en =3D { - .halt_reg =3D 0x15118, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15118, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_ufs_phy_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_PCIE_2L_5_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_pcie_2l_5_clkref_en", + .offset =3D 0x15104, + .regulator_names =3D x1e80100_tcsr_tx1_rpt12_rx2_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt12_rx2_regulators), }, -}; - -static struct clk_branch tcsr_usb4_1_clkref_en =3D { - .halt_reg =3D 0x15120, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15120, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb4_1_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_PCIE_8L_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_pcie_8l_clkref_en", + .offset =3D 0x15108, + .regulator_names =3D x1e80100_tcsr_tx1_rpt0_rx0_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt0_rx0_regulators), }, -}; - -static struct clk_branch tcsr_usb4_2_clkref_en =3D { - .halt_reg =3D 0x15124, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15124, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb4_2_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_USB3_MP0_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb3_mp0_clkref_en", + .offset =3D 0x1510c, + .regulator_names =3D x1e80100_tcsr_tx1_rpt0_rx0_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt0_rx0_regulators), }, -}; - -static struct clk_branch tcsr_usb2_2_clkref_en =3D { - .halt_reg =3D 0x15128, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15128, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb2_2_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_USB3_MP1_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb3_mp1_clkref_en", + .offset =3D 0x15110, + .regulator_names =3D x1e80100_tcsr_tx1_rpt0_rx0_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt0_rx0_regulators), }, -}; - -static struct clk_branch tcsr_pcie_4l_clkref_en =3D { - .halt_reg =3D 0x1512c, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x1512c, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_pcie_4l_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_USB2_1_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb2_1_clkref_en", + .offset =3D 0x15114, + .regulator_names =3D x1e80100_tcsr_tx0_rpt3_rx3_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt3_rx3_regulators), + }, + [TCSR_UFS_PHY_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_ufs_phy_clkref_en", + .offset =3D 0x15118, + .regulator_names =3D x1e80100_tcsr_tx1_rpt12_rx2_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt12_rx2_regulators), + }, + [TCSR_USB4_1_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb4_1_clkref_en", + .offset =3D 0x15120, + .regulator_names =3D x1e80100_tcsr_tx0_rpt4_rx4_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt4_rx4_regulators), + }, + [TCSR_USB4_2_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb4_2_clkref_en", + .offset =3D 0x15124, + .regulator_names =3D x1e80100_tcsr_tx0_rpt3_rx3_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt3_rx3_regulators), + }, + [TCSR_USB2_2_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb2_2_clkref_en", + .offset =3D 0x15128, + .regulator_names =3D x1e80100_tcsr_tx0_rpt3_rx3_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt3_rx3_regulators), + }, + [TCSR_PCIE_4L_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_pcie_4l_clkref_en", + .offset =3D 0x1512c, + .regulator_names =3D x1e80100_tcsr_tx0_rpt4_rx4_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt4_rx4_regulators), }, -}; - -static struct clk_regmap *tcsr_cc_x1e80100_clocks[] =3D { - [TCSR_EDP_CLKREF_EN] =3D &tcsr_edp_clkref_en.clkr, - [TCSR_PCIE_2L_4_CLKREF_EN] =3D &tcsr_pcie_2l_4_clkref_en.clkr, - [TCSR_PCIE_2L_5_CLKREF_EN] =3D &tcsr_pcie_2l_5_clkref_en.clkr, - [TCSR_PCIE_8L_CLKREF_EN] =3D &tcsr_pcie_8l_clkref_en.clkr, - [TCSR_USB3_MP0_CLKREF_EN] =3D &tcsr_usb3_mp0_clkref_en.clkr, - [TCSR_USB3_MP1_CLKREF_EN] =3D &tcsr_usb3_mp1_clkref_en.clkr, - [TCSR_USB2_1_CLKREF_EN] =3D &tcsr_usb2_1_clkref_en.clkr, - [TCSR_UFS_PHY_CLKREF_EN] =3D &tcsr_ufs_phy_clkref_en.clkr, - [TCSR_USB4_1_CLKREF_EN] =3D &tcsr_usb4_1_clkref_en.clkr, - [TCSR_USB4_2_CLKREF_EN] =3D &tcsr_usb4_2_clkref_en.clkr, - [TCSR_USB2_2_CLKREF_EN] =3D &tcsr_usb2_2_clkref_en.clkr, - [TCSR_PCIE_4L_CLKREF_EN] =3D &tcsr_pcie_4l_clkref_en.clkr, -}; - -static const struct regmap_config tcsr_cc_x1e80100_regmap_config =3D { - .reg_bits =3D 32, - .reg_stride =3D 4, - .val_bits =3D 32, - .max_register =3D 0x2f000, - .fast_io =3D true, -}; - -static const struct qcom_cc_desc tcsr_cc_x1e80100_desc =3D { - .config =3D &tcsr_cc_x1e80100_regmap_config, - .clks =3D tcsr_cc_x1e80100_clocks, - .num_clks =3D ARRAY_SIZE(tcsr_cc_x1e80100_clocks), }; =20 static const struct of_device_id tcsr_cc_x1e80100_match_table[] =3D { @@ -261,7 +150,9 @@ MODULE_DEVICE_TABLE(of, tcsr_cc_x1e80100_match_table); =20 static int tcsr_cc_x1e80100_probe(struct platform_device *pdev) { - return qcom_cc_probe(pdev, &tcsr_cc_x1e80100_desc); + return qcom_clk_ref_probe(pdev, &tcsr_cc_x1e80100_regmap_config, + tcsr_cc_x1e80100_clk_descs, + ARRAY_SIZE(tcsr_cc_x1e80100_clk_descs)); } =20 static struct platform_driver tcsr_cc_x1e80100_driver =3D { --=20 2.34.1 From nobody Fri Oct 2 01:56:58 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5D0A53939BD for ; Thu, 6 Aug 2026 05:35:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785994512; cv=none; b=TxOqfW38pQfLTDdMH8C/1MPFgFuo7WSPQIDacmJid4+0alhSyh0p99f2MHqpkeBskaHOU9FQlHRB+Szhl2anE2RJRm3faAlGl8m+o+9894z/rw0YGsXsJQtpzPcwRRltKsbm/Rqq4C2nrgmQdPnabQQmtbzf5n8qirOepfNCDs8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785994512; c=relaxed/simple; bh=YMgrQDt6n8SBtCnXboK/aTC4ySe+AkmpAZwiO0FOb8I=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Y1QzzPhy0vuICH9EsOnjKKHmBEpUn+S6p6wcfeAvZ7qruxxjFClb/Tl7kG3DHhwx3Dg41s2P0QCHXzzwFdQAKpI3aZb1LlhZcc8A9E9vmQxMrhrSj263co3YTQvLk7/jOfgAQpZxuXkcVZGvyJ6GkhYkol/D0EzuZKkCW3X/Ofk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=et8BMUbY; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Ofs/VoEX; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="et8BMUbY"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Ofs/VoEX" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6763wnPn1070880 for ; Thu, 6 Aug 2026 05:35:08 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= qJt+V3ieDZ+MqBm9jPgM7ZiDX5wmpvQnMbQUd+p0318=; b=et8BMUbYPB0Nu6kE a6nGviH+WhRYyigytzfz1nhMDVbunHujbpoO6wEWy3Bry1LO6AYilXz/mjFkFR/i nl2X2uw9pYt80wG5/pPN9ozc69Gg9Nzg7Ek+pQTw5bfZOlVOm6lr6rnY7U+KPyAQ ljIJs0tsZda5C/v02PLGIwV141n1X5+aV04hiY32gtR+hhnB1NkUHjSvshaR12Ws IUKH0vaRStg1CITMf5XIUK/Y3DaJ1YXOnjvepfLkyjluLGXE82IWX2vcWnAKDHtr pA5gNnEYkB4moiuxtksWGx0PlVrQM1lPcJ+OymxPUGMenbXb7PcYzGchqD+fzHsh RsWIMw== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fvjud09u7-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 06 Aug 2026 05:35:07 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2cc6dd43737so34629885ad.2 for ; Wed, 05 Aug 2026 22:35:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1785994507; x=1786599307; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=qJt+V3ieDZ+MqBm9jPgM7ZiDX5wmpvQnMbQUd+p0318=; b=Ofs/VoEXP5IjDK2MTklnndaXPDoXRBVRliIQd4YsBRqLy13nUxNRwPczrkQIBc8kZP 5/ISEjqSR5KXLxQfAMNYHcYhfxcBWI/xwDhrXIFnkeVnXy/Vtwnw1QUjPsWfaOPrp9vY CPBNMjmURT/YSuKNZ4HCJ/a7RZ1UwspvcCz8ZMDU+k5wNRTQPUK1T9qvzty0hK+cbWMg kkvB5kyniYJg1Fh7Z8O3XLRc8PM+XB8N7etOqIbOv8WbBCoYBAhTFns7iQ5ERru7HRuf +T8Uk4289cYF6/DteaHKTY9V5lajS6kVUFFI1AiHEfOM0Qhivg9EjCNLLw7IYSsmq6a1 60Rw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785994507; x=1786599307; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=qJt+V3ieDZ+MqBm9jPgM7ZiDX5wmpvQnMbQUd+p0318=; b=KFRfMCxLZrRKDAP7RlmCMs/4PODgrncZ2X4599+pUxg+YfvCKf3MPBucH6OQY05Iw8 IKVd6Ze1QHgKMFBSs4d9vPXgxYUiPLsWse7tlx34OjtAI1JkQJyhibDixdD4ayuvnDQC opch1jDgk0WGJYN+QMdfTqLOwOXdmDRImVWBWftnu41ZYCQQViefAnQDNPHndxD/xowU hijh5F2C7P/eFANpCo1eYVZo1F4HOytqOx/vQEmMvzh2qLm6CQkx6kdHSlmVVY0pyeOE rBGoHLg+fqdTFwMIoKOd9g20AUOr2cuOku6dcQwwrPsqGgwKpsXnAizY+4BGOiNnsbOC DGuA== X-Forwarded-Encrypted: i=1; AHgh+RrpEfCAO0MCBG5sIWPpdjUAXgej0Agf0x8wiCYYdsN9otoXVqI6PjJn4ABhTSQZEqDTjFNpQV9n+Ttf70c=@vger.kernel.org X-Gm-Message-State: AOJu0Yzu/vprGWHB1BkUTfSYr4J12xxzxWnmJ3FHrtRSgxhvdQBrOQmN osJjGSDx+u6SyNxrjjLoBTE8Onrs+SicJ9O9iEzaKXNOfs9y6Kq/WJXVfA00q7ohoqb14X0gF2s 2q3ULqqPP56oC4FWdrp0kMH4HhSdHT5RnJ4qSikY3HMpZTCW+0gNQe8nNTboCnJiLUgM= X-Gm-Gg: AR+sD11o/DZSAi8Iflq9aDNUjWlpqPPPeXeASSwlNBQgQb4OK/6s6dmb+syLwvdeBDS vqT+7LOzxWHvG4GSNE8s0NoNLKjsLZKZDCEeqZIyUlinNBHuK0jEIekviVXhIiSR6P0x0faqsz8 QwVQ1qSFGTRYRjOrcebCLByXDhrhkoYxg+3OPmBbHce1y+Z0l4yYOg3mWdN3uipTcBDs2Klccwh wlNUogGCV6yYjzwrzgYnxN/Tl7NIVg+4d7qh01LVdubEkq8h/eUTeVxC5dzHxCLRVxQ4CWaad+J jMUhcRwFtzZ0L5fzGHo3+/OYZivPpWbjciqKc4LIem8xyUJkZ1tbJC30/2qesPeJ+isHbKhp+DE 5RzL4+bPzZbme6HGbZ4gTSlFR6oRJhSr5NJ0RyDyUyNElbaM= X-Received: by 2002:a17:902:e852:b0:2ca:10c6:f69b with SMTP id d9443c01a7336-2d0ca7b54ebmr123141975ad.5.1785994506333; Wed, 05 Aug 2026 22:35:06 -0700 (PDT) X-Received: by 2002:a17:902:e852:b0:2ca:10c6:f69b with SMTP id d9443c01a7336-2d0ca7b54ebmr123141295ad.5.1785994505754; Wed, 05 Aug 2026 22:35:05 -0700 (PDT) Received: from hu-qianyu-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2d0a9f8fee7sm25780085ad.16.2026.08.05.22.35.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 05 Aug 2026 22:35:05 -0700 (PDT) From: Qiang Yu Date: Wed, 05 Aug 2026 22:34:57 -0700 Subject: [PATCH v2 3/3] arm64: dts: qcom: hamoa/purwa: Add QREF regulator supplies Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260805-hamoa_tcsr_qref_0805-v2-3-4f1cfb1fcab2@oss.qualcomm.com> References: <20260805-hamoa_tcsr_qref_0805-v2-0-4f1cfb1fcab2@oss.qualcomm.com> In-Reply-To: <20260805-hamoa_tcsr_qref_0805-v2-0-4f1cfb1fcab2@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Qiang Yu X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1785994500; l=26246; i=qiang.yu@oss.qualcomm.com; s=20250513; h=from:subject:message-id; bh=YMgrQDt6n8SBtCnXboK/aTC4ySe+AkmpAZwiO0FOb8I=; b=AaqoLMON+Hs03PNggPrumYIc/O36dY63RZ5URsxGQDf6fb8euIXzS6UgEJg+L44hq2axlknuB /XXzAhHnsDPAiDXLTkpUB+eBJC9nnnmj6YHGxwb74ZSOlIAhPaZ1ANV X-Developer-Key: i=qiang.yu@oss.qualcomm.com; a=ed25519; pk=Rr94t+fykoieF1ngg/bXxEfr5KoQxeXPtYxM8fBQTAI= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODA2MDA0MCBTYWx0ZWRfX3KOLZKRCkbLd xjCh63qsd6tQsUhpvt0h5IXa7WTk5WfIIHv+gcyIuYKtM+SvBzsLfWaA3+9W+A55aL08owOFXUQ JGK9A9RuqPGeC28sMMYF4Rvn9T7359kIoYxlIvS6Cometfv9jvSr2V0vrpv/6Z+8vb9osZwpUEt WDgXT8etRPL7Y6/9uDmS6eBMRpkpChn1Ec4MVHqeiumjdhr/W0k1Yk8JMcAODjK6A9qOXmZRanb pk/+ewEFBa/V31AnzNazupiQGm084vHLejrjFEImCs2mCdRo/MmBblNNKIYvGASHGv9fOWIavOG kU+NB7uukMEeClkx/KvDPBuuxL9D2ozpomqHgCnypklEUFv+HvtgeXrdAFIFFmDlSF2Ty5Z4plH 7Gu0HRR5i5JORxIZbaIXM8g0emEfCQPxHOnQZdBuzh7MKxDkz77Mkc3X589QLoEscTkScKnJMhT 5WzUVQE86ux+AC9YBgA== X-Proofpoint-Spam-Info: AW1haW4tMjYwODA2MDA0MCBTYWx0ZWRfX9rbOBBqMP9/3 kZcGNqN2wCl4/f3kxi9Va/CtGzqM9z1pFATnK8Pc3fhKU+RXJtcAJjL2xkIpLJ9xCymMulHbN2A 7Qf8KfNqvjC1SSOVxcygobs/6Mqv0Jo= X-Proofpoint-GUID: _40PrDyAnUneIOk2FPrOSD6B6e89ABho X-Proofpoint-ORIG-GUID: _40PrDyAnUneIOk2FPrOSD6B6e89ABho X-Authority-Analysis: v=2.4 cv=DeInbPtW c=1 sm=1 tr=0 ts=6a741d0b cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=4vDcivUYQOVtOqHL04gA:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-05_06,2026-08-05_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 phishscore=0 bulkscore=0 priorityscore=1501 adultscore=0 spamscore=0 lowpriorityscore=0 suspectscore=0 impostorscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608060040 Wire up the LDO supplies required by the QREF and refgen blocks on Purwa and Hamoa boards. Purwa's QREF topology is same as Hamoa's, so it reuses the same qcom,x1e80100-tcsr compatible and supply set rather than needing a dedicated one. Signed-off-by: Qiang Yu --- arch/arm64/boot/dts/qcom/hamoa-iot-som.dtsi | 21 +++++++++++++++++= ++++ .../qcom/hamoa-lenovo-ideacentre-mini-01q8x10.dts | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/purwa-iot-som.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-asus-vivobook-s15.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-asus-zenbook-a14.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-crd.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-dell-thena.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-hp-omnibook-x14.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-microsoft-denali.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1e001de-devkit.dts | 21 +++++++++++++++++= ++++ .../dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi | 21 +++++++++++++++++= ++++ .../boot/dts/qcom/x1e80100-dell-xps13-9345.dts | 21 +++++++++++++++++= ++++ .../dts/qcom/x1e80100-honor-magicbook-art-14.dts | 21 +++++++++++++++++= ++++ .../boot/dts/qcom/x1e80100-lenovo-yoga-slim7x.dts | 21 +++++++++++++++++= ++++ .../dts/qcom/x1e80100-medion-sprchrgd-14-s1.dts | 21 +++++++++++++++++= ++++ .../boot/dts/qcom/x1e80100-microsoft-romulus.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1e80100-qcp.dts | 21 +++++++++++++++++= ++++ .../boot/dts/qcom/x1p42100-lenovo-thinkbook-16.dts | 21 +++++++++++++++++= ++++ .../boot/dts/qcom/x1p42100-microsoft-sp12in.dts | 21 +++++++++++++++++= ++++ 19 files changed, 399 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/hamoa-iot-som.dtsi b/arch/arm64/boot/= dts/qcom/hamoa-iot-som.dtsi index 9c5e77df0054..c035bc890f36 100644 --- a/arch/arm64/boot/dts/qcom/hamoa-iot-som.dtsi +++ b/arch/arm64/boot/dts/qcom/hamoa-iot-som.dtsi @@ -478,6 +478,27 @@ &remoteproc_cdsp { status =3D "okay"; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>; /* TPM LP & INT */ =20 diff --git a/arch/arm64/boot/dts/qcom/hamoa-lenovo-ideacentre-mini-01q8x10.= dts b/arch/arm64/boot/dts/qcom/hamoa-lenovo-ideacentre-mini-01q8x10.dts index bfb7cea56df9..4c77c51768ab 100644 --- a/arch/arm64/boot/dts/qcom/hamoa-lenovo-ideacentre-mini-01q8x10.dts +++ b/arch/arm64/boot/dts/qcom/hamoa-lenovo-ideacentre-mini-01q8x10.dts @@ -902,6 +902,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI11 (TPM) */ <76 4>, /* SPI19 (TZ Protected) */ diff --git a/arch/arm64/boot/dts/qcom/purwa-iot-som.dtsi b/arch/arm64/boot/= dts/qcom/purwa-iot-som.dtsi index fb2dcbc7c393..bbcc03dc7f7c 100644 --- a/arch/arm64/boot/dts/qcom/purwa-iot-som.dtsi +++ b/arch/arm64/boot/dts/qcom/purwa-iot-som.dtsi @@ -476,6 +476,27 @@ &remoteproc_cdsp { status =3D "okay"; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>; /* TPM LP & INT */ =20 diff --git a/arch/arm64/boot/dts/qcom/x1-asus-vivobook-s15.dtsi b/arch/arm6= 4/boot/dts/qcom/x1-asus-vivobook-s15.dtsi index 48c4ad648354..57c306047d7a 100644 --- a/arch/arm64/boot/dts/qcom/x1-asus-vivobook-s15.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-asus-vivobook-s15.dtsi @@ -1036,6 +1036,27 @@ &smb2360_1_eusb2_repeater { vdd3-supply =3D <&vreg_l14b_3p0>; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1-asus-zenbook-a14.dtsi b/arch/arm64= /boot/dts/qcom/x1-asus-zenbook-a14.dtsi index 66d566808f58..da6ecd4a1452 100644 --- a/arch/arm64/boot/dts/qcom/x1-asus-zenbook-a14.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-asus-zenbook-a14.dtsi @@ -1272,6 +1272,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI11, TZ Protected */ <90 1>; /* Unknown, TZ Protected */ diff --git a/arch/arm64/boot/dts/qcom/x1-crd.dtsi b/arch/arm64/boot/dts/qco= m/x1-crd.dtsi index 9602d65c8b3d..8bd58f194f82 100644 --- a/arch/arm64/boot/dts/qcom/x1-crd.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-crd.dtsi @@ -1528,6 +1528,27 @@ right_tweeter: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1-dell-thena.dtsi b/arch/arm64/boot/= dts/qcom/x1-dell-thena.dtsi index d6de4da02dcd..dd466aac10f2 100644 --- a/arch/arm64/boot/dts/qcom/x1-dell-thena.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-dell-thena.dtsi @@ -1301,6 +1301,27 @@ right_tweeter: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI11 (TPM) */ <76 4>, /* SPI19 (TZ Protected) */ diff --git a/arch/arm64/boot/dts/qcom/x1-hp-omnibook-x14.dtsi b/arch/arm64/= boot/dts/qcom/x1-hp-omnibook-x14.dtsi index 02708f23a865..224474678ed2 100644 --- a/arch/arm64/boot/dts/qcom/x1-hp-omnibook-x14.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-hp-omnibook-x14.dtsi @@ -1284,6 +1284,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1-microsoft-denali.dtsi b/arch/arm64= /boot/dts/qcom/x1-microsoft-denali.dtsi index 7559557610ed..9f677319a0e0 100644 --- a/arch/arm64/boot/dts/qcom/x1-microsoft-denali.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-microsoft-denali.dtsi @@ -1107,6 +1107,27 @@ right_spkr: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI (TPM) */ <238 1>; /* UFS Reset */ diff --git a/arch/arm64/boot/dts/qcom/x1e001de-devkit.dts b/arch/arm64/boot= /dts/qcom/x1e001de-devkit.dts index 2e38402e2c14..9ccfaaa3065e 100644 --- a/arch/arm64/boot/dts/qcom/x1e001de-devkit.dts +++ b/arch/arm64/boot/dts/qcom/x1e001de-devkit.dts @@ -1193,6 +1193,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>; /* SPI (TPM) */ =20 diff --git a/arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi b/= arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi index 5d49df41be02..d172d8eb52c6 100644 --- a/arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi @@ -1382,6 +1382,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-dell-xps13-9345.dts b/arch/a= rm64/boot/dts/qcom/x1e80100-dell-xps13-9345.dts index ce7b10ea89b6..ed812cf349dc 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-dell-xps13-9345.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-dell-xps13-9345.dts @@ -1069,6 +1069,27 @@ &smb2360_1_eusb2_repeater { vdd3-supply =3D <&vreg_l14b_3p0>; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI11 (TPM) */ <76 4>, /* SPI19 (TZ Protected) */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-honor-magicbook-art-14.dts b= /arch/arm64/boot/dts/qcom/x1e80100-honor-magicbook-art-14.dts index b70c1e094bbf..603f6d7717f3 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-honor-magicbook-art-14.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-honor-magicbook-art-14.dts @@ -1066,6 +1066,27 @@ right_tweeter: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>; /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-lenovo-yoga-slim7x.dts b/arc= h/arm64/boot/dts/qcom/x1e80100-lenovo-yoga-slim7x.dts index beb1475d7fa0..0ddec7b4a473 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-lenovo-yoga-slim7x.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-lenovo-yoga-slim7x.dts @@ -1347,6 +1347,27 @@ right_tweeter: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-medion-sprchrgd-14-s1.dts b/= arch/arm64/boot/dts/qcom/x1e80100-medion-sprchrgd-14-s1.dts index f95b1f9f439d..ac4e7943c608 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-medion-sprchrgd-14-s1.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-medion-sprchrgd-14-s1.dts @@ -1248,6 +1248,27 @@ right_tweeter: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <28 4>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-microsoft-romulus.dtsi b/arc= h/arm64/boot/dts/qcom/x1e80100-microsoft-romulus.dtsi index 28342cb84ded..47018bb4e7ec 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-microsoft-romulus.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100-microsoft-romulus.dtsi @@ -1322,6 +1322,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI (TPM) */ <238 1>; /* UFS Reset */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts b/arch/arm64/boot/dt= s/qcom/x1e80100-qcp.dts index 8afbac349cc9..8c41ff76c68e 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts @@ -1177,6 +1177,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <33 3>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1p42100-lenovo-thinkbook-16.dts b/ar= ch/arm64/boot/dts/qcom/x1p42100-lenovo-thinkbook-16.dts index 9e6f679758a9..c2946cfebaf0 100644 --- a/arch/arm64/boot/dts/qcom/x1p42100-lenovo-thinkbook-16.dts +++ b/arch/arm64/boot/dts/qcom/x1p42100-lenovo-thinkbook-16.dts @@ -1325,6 +1325,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <72 2>; /* Secure EC I2C connection (?) */ diff --git a/arch/arm64/boot/dts/qcom/x1p42100-microsoft-sp12in.dts b/arch/= arm64/boot/dts/qcom/x1p42100-microsoft-sp12in.dts index 0314b2246cdb..edcb6b99a384 100644 --- a/arch/arm64/boot/dts/qcom/x1p42100-microsoft-sp12in.dts +++ b/arch/arm64/boot/dts/qcom/x1p42100-microsoft-sp12in.dts @@ -968,6 +968,27 @@ right_spkr: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>; /* SPI (TPM) */ --=20 2.34.1