From nobody Fri Oct 2 04:27:52 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 701853DB333 for ; Wed, 5 Aug 2026 06:18:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785910741; cv=none; b=HZUoqExwNE8KWOYXE6ZOqNiDQzvWb1QvBj6SQd0FLqRpNZvJEILdhjjgZWL050X1/NiKnOtOKsz5paTO4fKTqyphqtepjcCWIL2/C5MWeAIwuFLexa/M/ZdD92dxS5PiLpvq10pEt4AOcqOn/1eXCdd6SfCPYuHviMHl8leG4fQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785910741; c=relaxed/simple; bh=6OpzcuW/vXrBd8EEvVAzR0F/OfZ6uSTpUvNzXmgWi9w=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Di7/BxuAFVBKtxaEVqPGM4Ixhu+88GgPcq9YI1OSBKp5WkpfMAbrhQWj8N6qNwg5gTyqT51JmAbpPiumcHIvHkVih6ssskvzQIn/YHZ8f4IPujQLZ61ceRn4dkEC24JrnU4cbT6GRuo3YPDEBwzCu1ohca5JGpRMmG1kTUdeXcI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=nFbKLD8J; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=BKwsaiKk; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="nFbKLD8J"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="BKwsaiKk" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6755l6NO1960835 for ; Wed, 5 Aug 2026 06:18:58 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 68gUZ7LqB0jU7pBbWZu2QhSNvnpL1hcdM6zSdwGD5Nw=; b=nFbKLD8JtsOzU//C mVjBAr6xlf4exwHvm5Hqyq6k+PF36kqkwkitUtfu6mM00FlJayAVTy1qKQSOS375 OobAQ1R8rwHwi3lwmaG8YsiM4K7WQ9nKtfMUNog4Ju/dD8aQ7XWHn4LBG7eG9eyY Qg/jhOnxmCvrsy4jEHGRWZc/PLyFe8g7+QNL/J8lN4SewkjrJwrtm4o19Ghz5N+T z386bK+TRWjFt4m1wb7oeLYD0yqpDKuXsou3OxXOzZFrAlBNk5RThBtHAeTIMLu/ 7nXT2kIFHGmvcJTCD6jlc2u4fkso8OcXGA549hGuobcz1V0d+cosITKNAW3mx3TA bQJdbw== Received: from mail-pf1-f199.google.com (mail-pf1-f199.google.com [209.85.210.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fujwskd49-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 05 Aug 2026 06:18:57 +0000 (GMT) Received: by mail-pf1-f199.google.com with SMTP id d2e1a72fcca58-848474825ffso1069784b3a.0 for ; Tue, 04 Aug 2026 23:18:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1785910737; x=1786515537; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=68gUZ7LqB0jU7pBbWZu2QhSNvnpL1hcdM6zSdwGD5Nw=; b=BKwsaiKkO3VM6ludeDzi3bUlIzxB3fnOVcWo+hcdAE+N0bp+x1NQGpadclc4h08PKf E/IXGrput5BoSp2VxurKnI1v9eRlRT8P4JSZQnqkh/1tULTW/i0cQYR24ldx6XUr0fjw qPHOy1FSV6dzVaQw19FA99+Zewxl5z9nWRgaWh2rNpPIFinhpJgWueJOXhIDhkLc9wbr FGGJiYuVf7SUedgTs9zXYCvugQEIqV6KStF97w71hmpK6CJA3twOw3aS41vw+jdAahRZ JSBftoIbczrUH0Dh/FI+9R+PBn9AY9277aTr+DwzfXiXb/Gg2kvSs/7c0klbsI9Iafl9 CluA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785910737; x=1786515537; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=68gUZ7LqB0jU7pBbWZu2QhSNvnpL1hcdM6zSdwGD5Nw=; b=J9qvkwqvRRU06vDmGGZpAXbYHAGPhZxkRZFP+2reWviOBXVTZ0i2BeMCiTjR3T4PQw zJ3XVZVksLm9ygvjuus1U7/QWL31W9wGlJxJwUXXWnCEtuY43xI9/Qm5NqA0cxGMUj/C uQhnIReCrbz+8j+hQcvJCAaCrplMo78Z1aS0+kfslQHFKITqrUjyXtWPx3t/UE9EVT2n EiED6dXRSzuc7P5iyWqX7ZvAWhRsPh3YeyEWUfnidILAuMfja2D58NpNZYmYaLVVMCC0 DJhx2n7da96/t+ryH8E8lji5jNbWbESKK8zindF2M/JJ11YGvoLVOzpHUjV2MVN818Vp SsBw== X-Forwarded-Encrypted: i=1; AHgh+Rqyil5Po0onBgcwHSVZe5hfMxJhmuJaAbc/shinETTJkc4rZD3TLdjfD2gWdC4hZdFDphNLYbWFizPyq7E=@vger.kernel.org X-Gm-Message-State: AOJu0YxXTy2gIuwwGsxgCURByQEYG4clDWK4cQpd16b85cCbUurKfo1k RhiOvv38jDCE40w89ePSQdrA+k7g5k74EYYY3mGrUpFEUcfJiZOhcZr2JKIFVP9iZ6ff9zLl9IR wnNqqZudhvdMS7WgS9FjYBruDbcQU9n5v/u6o2NucV8CZWEoZYpHhh+8q6NnrXbCOvF8= X-Gm-Gg: AR+sD135sFoKgY6xPrQt3F0JK1p4bVyqkVbEdj21/wDFLRcB6bTA8oInHi0B/i+RBOi IoKDZl6lCxz2dhmHBFIx9Am94w5TB6p0sQNtp6FyYobwQZafEO/ebb3tC0XpDYM6wKbLHs55/W7 OifWsvcmSpGyke5ufZzoYnYeg59BWCoLijOnPpMwluMH2f292bCTKE5jcWo5yYu7qI8tPkJsSiK kGapmpgMhubLOYd4zNfmLv7tid7WuzyaVU4ttyY6Id72KyObU396xoxgDy3ikCv09tViUYi4diQ NGcp+kVViT4SRVRN2AfBHnTLzoebgypxTuoIwHxg8ePqSMYx7uc3tzlm5qXb+kDkjVo0Nu2304h 7m73IQl0f0Ed3zRsT7h6FHgGZLehre/XWEqGP7P17l+gkZ4aUHnQP X-Received: by 2002:a05:6a00:228e:b0:84e:cd14:aeba with SMTP id d2e1a72fcca58-84f2dbc9c99mr4633702b3a.6.1785910736765; Tue, 04 Aug 2026 23:18:56 -0700 (PDT) X-Received: by 2002:a05:6a00:228e:b0:84e:cd14:aeba with SMTP id d2e1a72fcca58-84f2dbc9c99mr4633646b3a.6.1785910736112; Tue, 04 Aug 2026 23:18:56 -0700 (PDT) Received: from hu-fenglinw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-84f2e30d660sm487801b3a.25.2026.08.04.23.18.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 04 Aug 2026 23:18:55 -0700 (PDT) From: Fenglin Wu Date: Tue, 04 Aug 2026 23:18:12 -0700 Subject: [PATCH v5 1/3] dt-bindings: input: Add Qualcomm SPMI PMIC haptics Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260804-qcom-spmi-haptics-v5-1-77128ebbdd2d@oss.qualcomm.com> References: <20260804-qcom-spmi-haptics-v5-0-77128ebbdd2d@oss.qualcomm.com> In-Reply-To: <20260804-qcom-spmi-haptics-v5-0-77128ebbdd2d@oss.qualcomm.com> To: linux-arm-msm@vger.kernel.org, Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lee Jones , Stephen Boyd , Bjorn Andersson , Konrad Dybcio Cc: David Collins , Subbaraman Narayanamurthy , Kamal Wadhwa , linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Fenglin Wu , Krzysztof Kozlowski X-Mailer: b4 0.16-dev-17187 X-Developer-Signature: v=1; a=ed25519-sha256; t=1785910733; l=6327; i=fenglin.wu@oss.qualcomm.com; s=20260324; h=from:subject:message-id; bh=6OpzcuW/vXrBd8EEvVAzR0F/OfZ6uSTpUvNzXmgWi9w=; b=8wc6AploFOWoDOJBFrkhj1sMlMettjKquC61td1SGP3k3nvV3+FCfCl6njrcln/KNiluyrA44 cOFPdVhdO2nD8cQQvZBVoDtYfAQjRGmfOgCixkWMJT4fjF2Ub4sc/gA X-Developer-Key: i=fenglin.wu@oss.qualcomm.com; a=ed25519; pk=hJdt3E7o54lql+miD2GaxwF74cDyhgNwMbmFOZ46bRU= X-Proofpoint-GUID: yhJJChCNzwQLbsyZazvXifKTBS_Om7xF X-Proofpoint-ORIG-GUID: yhJJChCNzwQLbsyZazvXifKTBS_Om7xF X-Proofpoint-Spam-Info: AW1haW4tMjYwODA1MDA0NyBTYWx0ZWRfX5BHPTt3RAU4q WnwHC11n9nu2V/R6iM2EhC+t9pmdlPsuIDDC/0b2NMikJeB2bF1YIJsKZ9T/AwK08uE2qkEEbcA 7vr6lgD50P4X02Z48iseyQZLbrF1hR0= X-Authority-Analysis: v=2.4 cv=Lu6iDHdc c=1 sm=1 tr=0 ts=6a72d5d1 cx=c_pps a=WW5sKcV1LcKqjgzy2JUPuA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=bI6yuv9Qsz7HNVLwNVgA:9 a=QEXdDO2ut3YA:10 a=OpyuDcXvxspvyRM73sMx:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODA1MDA0NyBTYWx0ZWRfX61EcQMbvA74o kaX4BLhqFqtBYvgWBxskpQjnDUDfP3p0bQV3r197eh1ZjTO6eniUEbghpCnLzShTSURbBAxGLhC 6TmQp/AoUfTuR6bG6oE/glST0KIzuKlw2w6YMGoEYHCAnjGTseGvQS08xyXiv7QqAbLX4x4/vk6 zOAViH3JeCd6+u7fItIPzoxvaFLnhCdMgMM5rfY089QPh6Yd4HeFDNRdR1jVnC7f2N0Qs2SHX7m 3YiCqtqHYGE0PAPr05o4G7/4DcashOOHEoOYkYJbmUkO1w+JfcYtrjsmklk9uSLerwzT6/+cKoq Dgozcobo8a4Ppptbfsk7QiGyNRpmVUwDh7UgtrBlAtABtR8AdDAdFZIiX17/aBnQWcdTyen5G6E O5r7j0bYHLEobVs/zN5DAbSZ3LY/JMQJ+wWncyusXp+stESBL5YWsbAxSNADNoloqexqkCQ7voa fHWHETEHmqhta+SDp5A== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-05_02,2026-08-04_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 adultscore=0 impostorscore=0 malwarescore=0 spamscore=0 priorityscore=1501 clxscore=1015 bulkscore=0 lowpriorityscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608050047 Add binding document for the haptics module inside Qualcomm PMIC PMIH0108. Assisted-by: Claude:claude-4-8-opus Reviewed-by: Krzysztof Kozlowski Signed-off-by: Fenglin Wu --- .../bindings/input/qcom,spmi-haptics.yaml | 136 +++++++++++++++++= ++++ 1 file changed, 136 insertions(+) diff --git a/Documentation/devicetree/bindings/input/qcom,spmi-haptics.yaml= b/Documentation/devicetree/bindings/input/qcom,spmi-haptics.yaml new file mode 100644 index 000000000000..b1a69e9886ee --- /dev/null +++ b/Documentation/devicetree/bindings/input/qcom,spmi-haptics.yaml @@ -0,0 +1,136 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/input/qcom,spmi-haptics.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Haptics device inside Qualcomm Technologies, Inc. PMIC + +maintainers: + - Fenglin Wu + +description: | + Certain Qualcomm PMICs integrate a haptics module, such as the HAP530_HV= haptics + module in the PMIH0108 PMIC, which drives an LRA (Linear Resonant Actuat= or) with + an output voltage up to 10 V. Several play modes are supported in HAP530= _HV: + + DIRECT_PLAY: The hardware outputs sinusoidal waveforms whose period is + defined by qcom,lra-period-us and whose peak voltage is defined by + qcom,vmax-microvolt. The driving amplitude can be scaled in the range + [0, 255] via a single register byte. Hardware-based LRA auto-resona= nce + tracking is enabled by default in this mode, allowing the haptics en= gine + to follow the actual resonant frequency of the LRA and update the dr= iving + period accordingly to achieve stronger vibration magnitude. + + FIFO: The hardware can play an arbitrary waveform composed of a sequen= ce + of 8-bit samples at a configurable play rate. Samples are pre-filled + into the internal FIFO memory of the haptics module and continuously + replenished via the FIFO-empty IRQ until all samples have been playe= d. + An 8K-byte FIFO memory bank is available in the HAP530_HV haptics mo= dule, + shared between the FIFO and PAT_MEM play modes. The memory partition + between the two modes is configurable via registers, and FIFO mode a= lways + uses the 1st partition starting from offset 0. + + PAT_MEM: This mode is very similar to FIFO streaming mode but without = the + data refilling capability. It is designed mainly for short, latency-= critical + vibrations. The memory space for PAT_MEM mode must be reserved for d= edicated + usage, and the waveform data should be preloaded and remain unchanged + thereafter. The haptics module can play the waveform data from the m= emory + region specified by the PAT_MEM play start address and length regist= ers. + + In either FIFO mode or PAT_MEM mode, the following play rates are supp= orted: + -- 0(T_LRA): each FIFO byte drives one full sinusoidal cycle with the + period defined in qcom,lra-period-us. + -- 1/2/3(T_LRA_DIV_2/4/8): each FIFO byte drives a half/quarter/eigh= th + sinusoidal cycle with the period defined in qcom,lra-period-us. + -- 4/5/6(T_LRA_X_2/4/8): each FIFO byte drives 2/4/8 sinusoidal cycl= es + with the period defined in qcom,lra-period-us. + -- 8/9/10/11/12/13(8KHz/16KHz/24KHz/32KHz/44.1KHz/48KHz): the FIFO + data is treated as PCM samples and drives the output with an + arbitrarily shaped waveform. This mode is typically used to define + custom driving waveforms for specific vibration effects such as fa= st + attack, crisp brake, etc. + + The drive voltage in FIFO or PAT_MEM mode can exceed the value defined= in + qcom,vmax-microvolt to achieve a special vibration effect, but the wav= eform + must be short enough to prevent the LRA from being damaged by operatin= g at + an overvoltage. + + Also, hardware-based LRA auto-resonance tracking is normally disabled = in + FIFO or PAT_MEM mode, as these modes are intended to drive arbitrary + waveforms that may not follow the resonant frequency; autonomous hardw= are + resonance correction would interfere with the intended output. + +properties: + compatible: + items: + - const: qcom,pmih0108-haptics + - const: qcom,spmi-haptics + + reg: + items: + - description: HAP_CFG module base address + - description: HAP_PTN module base address + + reg-names: + items: + - const: cfg + - const: ptn + + interrupts: + maxItems: 1 + + interrupt-names: + items: + - const: fifo-empty + + qcom,vmax-microvolt: + description: + Maximum allowed output driving voltage in microvolts, must be a mult= iple + of 50,000 uV. This is the peak driving voltage in DIRECT_PLAY mode, + which outputs sinusoidal waveforms. The value should be equal to the + square root of 2 times the Vrms voltage of the LRA. + minimum: 50000 + maximum: 10000000 + multipleOf: 50000 + + qcom,lra-period-us: + description: + LRA actuator initial resonance period in microseconds + (1,000,000 / resonant_freq_hz). Used to configure T_LRA-based play + rates and the auto-resonance zero-crossing window. It could be also = used + as the initial period if the LRA wants to be driven off resonance. + minimum: 5 + maximum: 20475 + multipleOf: 5 + +required: + - compatible + - reg + - reg-names + - interrupts + - interrupt-names + - qcom,vmax-microvolt + - qcom,lra-period-us + +additionalProperties: false + +examples: + - | + #include + + pmic { + #address-cells =3D <1>; + #size-cells =3D <0>; + + haptics@f000 { + compatible =3D "qcom,pmih0108-haptics", "qcom,spmi-haptics"; + reg =3D <0xf000>, <0xf100>; + reg-names =3D "cfg", "ptn"; + interrupts =3D <0x7 0xf0 0x1 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "fifo-empty"; + + qcom,vmax-microvolt =3D <1300000>; + qcom,lra-period-us =3D <5880>; + }; + }; --=20 2.43.0 From nobody Fri Oct 2 04:27:52 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0B93E3DB630 for ; Wed, 5 Aug 2026 06:18:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785910743; cv=none; b=JrB3HPk3+BYhGfBDNgMxFxIgfftcUZhkHjewQq2l2q1P48fwgGmWXgmjN+D7gVIzP/WI7pvKwdf+zyhsQX6xu317BS/LIz13YEDnLHCp8WSq5vgJHyj5pVygt1K3qBB+4XsHVqG/E7v3oeKmImOkJKdU/UYh5wug7noSFV6nPr8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785910743; c=relaxed/simple; bh=Ys197YC3XOD9CnVoetaGWg4eqH96ao9lELwA5QMf5CA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FSZBiUSSzz6SLWsKIyp2Tes0LBs2xCW6B8HHdqr5ukhzl1A59QokQENeAAAlIqQCnCsgdPy+VmSQUiSCj9pGmk3Evi+IrIfsdhFNLafb1tNsqOKTipPgRAA+bSNwZTP+t78ImjjzsRuM2USuCHUjTKmzFEbEaYNnEJetKtV9qgU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=b7d3W7OU; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=JR2UKgQO; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="b7d3W7OU"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="JR2UKgQO" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6755l3El1731767 for ; Wed, 5 Aug 2026 06:18:59 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= jPg7wDJPn0dLENWw36JR9/8Qv11GyQ72iD0SDfmmmZ0=; b=b7d3W7OUV4ompCrq 5sR9oaRiUhTLcTVVqoDPuhfSFv/g4NFA0LiLstecmzAeet7J2TVkTiqc2zmVwtz4 3QCTPx4nZ7rhoRnLFRCiqktfaVh6l5/cH3LYn7ujPEEAIvrZvVhBMW892iKwgfkT YjCwTdq2lQHGL+LOm7qer1E5/VFwJSxvfOvYUKMgsU6Hi0zFkJZkeJZPmsRDKXt7 3rCsCOKinaIs6rC8EKciAOjgkAmKsAH7rc0fZq9pV7M1gqgbx1pldgNtkCvAfXaD FybiQRAT64TchYwYwdoSQpNUI1kdFh6h63pj+L2fNbKh68dWMoH8Mc+/sgXQRoQ3 OO/yzA== Received: from mail-pf1-f200.google.com (mail-pf1-f200.google.com [209.85.210.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fugmgm6g7-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 05 Aug 2026 06:18:58 +0000 (GMT) Received: by mail-pf1-f200.google.com with SMTP id d2e1a72fcca58-8484ba00601so856116b3a.1 for ; Tue, 04 Aug 2026 23:18:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1785910738; x=1786515538; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=jPg7wDJPn0dLENWw36JR9/8Qv11GyQ72iD0SDfmmmZ0=; b=JR2UKgQOmy11uz2LBBbZmIKZJgYDKdpiLyBG7XDvKjKjIU1jzZ3DvJ0Y6ZraxfDRGk e0Ai0BZqOb6bvGjprGHCx6k4Io4D7SE5xBY+1ii/+Wfr3YqRhYwrMYe6SihIFMnxuOwl apAxhqtzmKLzH0giHxCtoV7Umgu0/KtdA88gmj+m/7e9YLA4WP432yOte9hQXucf61hr msOdZoXbbAsg+ipUeheTRBfsEtkyW9aNGS5HRomxyds00Agh8hUwVWhZwamZ5dbCUOrw E2h799C+kb1cYI3zjTSbrizThuOj3/vPpWWdWTtNSG5D6FIYcof/3TAfeUFOfHZ9G+E0 DiHg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785910738; x=1786515538; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=jPg7wDJPn0dLENWw36JR9/8Qv11GyQ72iD0SDfmmmZ0=; b=NMxKUwzW3Ix9D7fHv0j+N76rwXFQHzYwut95OMR0L/8xYdxeHlAvpRIk5LeIlDsXcC OiydbKutCuehsNva9qqXJ6fezz26XecwhkR8ZtNuGyUnfhmGpc98r+o3pBDwjI6P6GqI XTo30wZzw8Y3uXYyYKUmgfwMVVXdgLWDYuu4Y5zsvmzuAvt8OyuVSBsma+WJDAcBjyK4 t7QrqIIY+s25x5ctqiBMICA6WsFDn8ZwBTo9WWxsszLaoUvNxUgWUcODcVCqk2loMvmz p31vt0FoRqV5IPtsVZIOO2kInAP9Utx+JquoF7ICzx/4V9eU7qAvBt2Qy3ujwlr5LunM Ou+A== X-Forwarded-Encrypted: i=1; AHgh+RrGDkV0r37Bdyq54mYyyR1O3LVQiPfEaH9yf7YwiFCfYjkvgb5CofF/AhDqr1tLe2IJBu7v6EdzcCdt9M8=@vger.kernel.org X-Gm-Message-State: AOJu0YwKjrTVL3s21frc+C/Uq6HTqI2wTAisQ0bq/nuixFKfW6rcOBxS CeGRw/hUqiw351gDOW1BCE/pVEXChslbvVoWCZyFIe/pmVErWelTiLCUvvxHNml+K12LKxLz6IY dLSHNQSXxbdWZ4sxv7/PF3xEK3j4ghF4V2wkRjcBwyN4qJeTjJjxTaawz7siEMp3K5Xo= X-Gm-Gg: AR+sD10a0J+4kf8+B8ezoNl/8ZwwxUKYLTPSyxZmLMmZs+k+jFvFuH27V0tQ38Jc7wB jdPPrGiXGcTV6Y0CXmOQqqETP9wfWUb2uH5zSvl2+bDUbRIFh1tXGP+GDd+jybK248lAVw3go9q r22ARpNfJyPJvpzYbFCaO7reYR5XRkfZdBantyPDL2F8w6HulE558DTfeJNp2q3unJwniu666hO ZD4hO+2Ksb6wzyHTwFf15x/YwO4AyGrFBbASdRNcp4wg5nBloZO+CIff5tlyaavY6OZpZm8HY7s pA4TBcCG1PyRHKp/V7FlOMBAp1BqZDC07x16aKhcTGAHmODEQKIL+lml3LcbFfrYWeOqiFde05U d3zSg0zHzltnnGM4tkIoa3fRhlaVjPKgGoqSSmOXfG7ZeIAa4aHv4 X-Received: by 2002:a05:6a00:2441:b0:848:7731:d95a with SMTP id d2e1a72fcca58-84f2e1520admr4585428b3a.37.1785910738165; Tue, 04 Aug 2026 23:18:58 -0700 (PDT) X-Received: by 2002:a05:6a00:2441:b0:848:7731:d95a with SMTP id d2e1a72fcca58-84f2e1520admr4585378b3a.37.1785910737679; Tue, 04 Aug 2026 23:18:57 -0700 (PDT) Received: from hu-fenglinw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-84f2e30d660sm487801b3a.25.2026.08.04.23.18.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 04 Aug 2026 23:18:57 -0700 (PDT) From: Fenglin Wu Date: Tue, 04 Aug 2026 23:18:13 -0700 Subject: [PATCH v5 2/3] dt-bindings: mfd: qcom,spmi-pmic: Document haptics device Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260804-qcom-spmi-haptics-v5-2-77128ebbdd2d@oss.qualcomm.com> References: <20260804-qcom-spmi-haptics-v5-0-77128ebbdd2d@oss.qualcomm.com> In-Reply-To: <20260804-qcom-spmi-haptics-v5-0-77128ebbdd2d@oss.qualcomm.com> To: linux-arm-msm@vger.kernel.org, Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lee Jones , Stephen Boyd , Bjorn Andersson , Konrad Dybcio Cc: David Collins , Subbaraman Narayanamurthy , Kamal Wadhwa , linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Fenglin Wu , Krzysztof Kozlowski X-Mailer: b4 0.16-dev-17187 X-Developer-Signature: v=1; a=ed25519-sha256; t=1785910733; l=964; i=fenglin.wu@oss.qualcomm.com; s=20260324; h=from:subject:message-id; bh=Ys197YC3XOD9CnVoetaGWg4eqH96ao9lELwA5QMf5CA=; b=EqMl65gmDin3jRxjwtQtQpNWpvzIZdDXMVSX9oPXLZwE5wnymj/uoa6NQIuYb9Ch5d/ESag+F ewSRCkSdgCHDPi2dv/9LTnPMzvRch4mvXD1h9GmCPKpXl6J/+BcUe+J X-Developer-Key: i=fenglin.wu@oss.qualcomm.com; a=ed25519; pk=hJdt3E7o54lql+miD2GaxwF74cDyhgNwMbmFOZ46bRU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODA1MDA0NyBTYWx0ZWRfX+xFX7+dqb/kw ZKM2IsmyISmt4t8S5xfCgj75Psr7Rbw2Dhl0DUCz2s7I+nWC/vvQyHdOIyx1J4jBbV4+3KKHChd DBy6lN/Ue6tT9rLp10w6Qvmx+BZCBbusNmZbr21NmJcR8NKQfqoqbI8dr5dG4QD0fC1rDIG+MYI Jbm//xsQuvq3sgxtBX+l+mCzTG9MSlwpGo46oUryy60qBNvtOJiqWzOpgeMCN52aiR88zRXPROd dPzAp54OHSrRSLMNA3w7/XI+vuvMNlFCc1MFYsO7h2PPiB2wTgUTpTmclfPNHpDCWzxjBBUXP8p WUEehZckllSwAovc0VuYKTUQxJ+MKAtSTisNiDE2ljdRi884EVQYX6wbH7FzCN0bieEKsJxKUFM va+sc99lD9R+FPfB7B1UmWk2sLb5GEx6ctnxs7BQve0UMEO7UKv+i99EhbsQx02bUu8+nfbMsX3 XyQAR6ntAwxfqXXetag== X-Proofpoint-GUID: 32wDsPbN8GuSxO7FYL_xCmbrmDnLExrR X-Proofpoint-ORIG-GUID: 32wDsPbN8GuSxO7FYL_xCmbrmDnLExrR X-Proofpoint-Spam-Info: AW1haW4tMjYwODA1MDA0NyBTYWx0ZWRfX3Sq7J89SyF/S czhm6XyZDLbU1sN5YqRhrPlVGBZesN9uRYTTIvP/IYtotkaEj7+cDal/86ifGuob9hwvbTQNN8K U+kFOR95qc9VeFUutiOS4PqY7F6nhWE= X-Authority-Analysis: v=2.4 cv=XYC5Co55 c=1 sm=1 tr=0 ts=6a72d5d2 cx=c_pps a=mDZGXZTwRPZaeRUbqKGCBw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=GfP_bOASi7LDpkAm3wIA:9 a=QEXdDO2ut3YA:10 a=zc0IvFSfCIW2DFIPzwfm:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-05_02,2026-08-04_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 lowpriorityscore=0 adultscore=0 malwarescore=0 spamscore=0 clxscore=1015 bulkscore=0 impostorscore=0 priorityscore=1501 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608050047 Some of the Qualcomm SPMI PMIC has haptics device in it, add it in the device list. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Fenglin Wu --- Documentation/devicetree/bindings/mfd/qcom,spmi-pmic.yaml | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/Documentation/devicetree/bindings/mfd/qcom,spmi-pmic.yaml b/Do= cumentation/devicetree/bindings/mfd/qcom,spmi-pmic.yaml index 644c42b5e2e5..773f4cba5935 100644 --- a/Documentation/devicetree/bindings/mfd/qcom,spmi-pmic.yaml +++ b/Documentation/devicetree/bindings/mfd/qcom,spmi-pmic.yaml @@ -165,6 +165,10 @@ patternProperties: type: object $ref: /schemas/pinctrl/qcom,pmic-gpio.yaml# =20 + "^haptics@[0-9a-f]+$": + type: object + $ref: /schemas/input/qcom,spmi-haptics.yaml# + "^led-controller@[0-9a-f]+$": type: object $ref: /schemas/leds/qcom,spmi-flash-led.yaml# --=20 2.43.0 From nobody Fri Oct 2 04:27:52 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 696533DB636 for ; Wed, 5 Aug 2026 06:19:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785910749; cv=none; b=rvR9chuCgsI5Pk0vXu0x1CEB/QZIzrK7/cM2dgnq49Yqihsb1+PRi00csxBcNx8fMyIZyPstz6N/BiTrV64pu6PO7XxzPoaM7XJmbdNdnBMir8J9ElGAiUzl+EwQX6DgxUvfTvjPORgDB5cOiBhGyqdGK56/2Yjv+mLEMvxq1m0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785910749; c=relaxed/simple; bh=UfurVmV5kzoLeMp+CnxJUXcmHtjrvXLJ5Uuiux+mkpI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hIATTdYzcrdow3mDZB8c6U1SRP2fPWv12t0b4yje7LXGV0LYFucapaoHke5Yv1W2eS/KVTdGpu+45gxMFujpZFGhOEHJDMxKB6bFo7JDBhpbf/oPas97AWDWAsGa1g5QRzrI88wT/UELYEqnvBnVAGkUz+w0M1Cl9j0egmPdHuU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ad97BUta; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=PG3Hs3Ei; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ad97BUta"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="PG3Hs3Ei" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6755lEVd2511210 for ; Wed, 5 Aug 2026 06:19:01 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 5wXDBNcxMQhXDHRbaoWb0EkGLKHs72XfuQzoNi4mpYU=; b=ad97BUtaqOZOsVJr ll5WWZFADMR47G2B3dcBkyCtZ/Ui2i88bAuxh6EC+7nptkWlCw+Eo0wlERPwDp1w i/8P1V8AaLDtkTLmodFLtOhEeqkOGlR5HPa9TuzYmSBmktajQcHLP33GZI6dj1MT VELmfodhJmJ3ZH0ObrLCWOJ5yOEU1L7c6NOI1UlCfO9hdtAOL2jpn/fxZCh7BE6Y WC8mvOIirqzmBa4/RJixWhyfPJBkgJSx+1SA84Wv1oyML664K5cu/b4VzKooeSjp TbkM7Yz+nk5KuPDf6yn+91JDQskfoaW3VAcwMwqgaHWFKHnC58TK80dQJ6MK4jZ6 wfmLHA== Received: from mail-pf1-f199.google.com (mail-pf1-f199.google.com [209.85.210.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fuku333a3-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 05 Aug 2026 06:19:01 +0000 (GMT) Received: by mail-pf1-f199.google.com with SMTP id d2e1a72fcca58-84e4ef486c7so669425b3a.1 for ; Tue, 04 Aug 2026 23:19:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1785910741; x=1786515541; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=5wXDBNcxMQhXDHRbaoWb0EkGLKHs72XfuQzoNi4mpYU=; b=PG3Hs3EikAeuSeAb3ashLyE56GQeI0U93Z90tvExUbl7BJk8xIOdrhAsZYeFbw3aFx x8jRheHhVxB8EGd2+UR1gDBhIIsKlZHghbKmv4EqIywntXWBKw1TxTwxSOBVaEMLIgz8 Gy7xp6n1IZjso7bSjd/PDuCcm6ly9jlcmHo2tRYG7ljkVOinWM4FDV/nO0oyBIHWvEY5 wWzUVA1idNhaz9b4apB4W47w+pWAbiIUI2TLY+A4i/1idkl9j2wNP6xtq7hKeyyGvScy uFR9FrKrnJ2qbHWlUds0PHgaAnYak3cQkQ2fp7RX9ywbap2OIOYuVjCgjl8YROvwngGL Tk6Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785910741; x=1786515541; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=5wXDBNcxMQhXDHRbaoWb0EkGLKHs72XfuQzoNi4mpYU=; b=LT9UgEdaKA8O8MsL4SZ4e/4MeE5Hu8Hc1Ree08GXcnWV549z7VslmXDSPUQycF+CF9 V+bxcPKGTHbdBB3nhwVPEi96zJO0jqDK1BnQpbL0sjy2Dvl7Zkfqz0ht5Q8hl7hRWdHb TH5fhbSLcG63UdrOx6mjhQBnsEaXf16k46grVRMmr+Yi4Qj83KblSwNjsiQ20w2780Tw WKEBXYq+fdGz9pSMs+OKxmutnBUGt42hbCk7myCvDYx3mWqXagO7YVwE5p5/9i/PqQNw hyUYMKwEsiWmqqrdcRwWegOph9QHaOEH4HhOqbumnKKFBNNrbdhoxrnEzzHFjrpMF+Po WLSQ== X-Forwarded-Encrypted: i=1; AHgh+Rq/bLDLK68b04/YD+sihCvekrsfna1jFjJe1OXq1ZgjYAdY7Uc7mT8znsVg87fAlOj1e9Uy5mrb9B6Xc98=@vger.kernel.org X-Gm-Message-State: AOJu0Yz7LcasESb9hHXYOQnwpZCsQcAMI8ra1hEMHh2d57/DifNC2YYB i6Zsrc8BcxeWb8vB39DeqDg5FDaV3RG3LSCmNj/vyoy9msxSX9d8Vht3o/OyLBUmeRZ1+X9q6D4 8fqJboV0f/7u3ayxdbj0Q1P405vw5nm6BmgsPZHT19gP78CUBc4lVP1IiA+/DATx5xpM= X-Gm-Gg: AR+sD11ZOl3wd+Qw2azq0D6inKHqcJSKqKEFzmFI0InxwyJ4XHku2vbvKlDM6sNzXHB 4U6WFbMRBROePBTycwL6Ci1JqUd8dMUXf9+rY4DB9NZhnGhXl1q15EpNduhCBOQjB3QaYSt21e/ RpcKRi3oz8hGz6rKbjq49jtcRp5U019IsiK6t8bIxgNdL+4sVdG+ycdAisdk+vv5GRJecjJHzXh I9Qmok6qAyMHetKGF0Bf4OFjA/9JYtpUyFv64JJ92pJ679yVcG2hcA4/sRwMGRqEK4brBL6fzLK 0YJ1I1PTNDlDfEuMVgxJcYYoP7iSmC3MChjYpbc1k52fsgK0EulGr4gh7ZzDzd2XR/VmVAMSy22 KH+eJgaiLld0EW+xq5OuMg8c+8AFw/4fUuPVithrKkFioxLQJB0yz X-Received: by 2002:a05:6a00:909a:b0:848:7bcf:9a9a with SMTP id d2e1a72fcca58-84f2dbc8b4emr4869221b3a.1.1785910740091; Tue, 04 Aug 2026 23:19:00 -0700 (PDT) X-Received: by 2002:a05:6a00:909a:b0:848:7bcf:9a9a with SMTP id d2e1a72fcca58-84f2dbc8b4emr4869144b3a.1.1785910739391; Tue, 04 Aug 2026 23:18:59 -0700 (PDT) Received: from hu-fenglinw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-84f2e30d660sm487801b3a.25.2026.08.04.23.18.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 04 Aug 2026 23:18:58 -0700 (PDT) From: Fenglin Wu Date: Tue, 04 Aug 2026 23:18:14 -0700 Subject: [PATCH v5 3/3] input: misc: Add Qualcomm SPMI PMIC haptics driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260804-qcom-spmi-haptics-v5-3-77128ebbdd2d@oss.qualcomm.com> References: <20260804-qcom-spmi-haptics-v5-0-77128ebbdd2d@oss.qualcomm.com> In-Reply-To: <20260804-qcom-spmi-haptics-v5-0-77128ebbdd2d@oss.qualcomm.com> To: linux-arm-msm@vger.kernel.org, Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lee Jones , Stephen Boyd , Bjorn Andersson , Konrad Dybcio Cc: David Collins , Subbaraman Narayanamurthy , Kamal Wadhwa , linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Fenglin Wu X-Mailer: b4 0.16-dev-17187 X-Developer-Signature: v=1; a=ed25519-sha256; t=1785910733; l=37029; i=fenglin.wu@oss.qualcomm.com; s=20260324; h=from:subject:message-id; bh=UfurVmV5kzoLeMp+CnxJUXcmHtjrvXLJ5Uuiux+mkpI=; b=FPZ0rMUAEllV7uUhec2ct7uPE1sC9ga4lIPmPT7lfQmnTjLESDoy3YfmLbFg94XQCgtzkkCnX JjlqoOyZDPlDCmUTjjW11yu/OQrgbagHtrqgcFYJu6ezyHuqX5IgXPC X-Developer-Key: i=fenglin.wu@oss.qualcomm.com; a=ed25519; pk=hJdt3E7o54lql+miD2GaxwF74cDyhgNwMbmFOZ46bRU= X-Proofpoint-GUID: 0XWsTDw9ru4hr6OP23QfO7nAJLWhAfCW X-Proofpoint-Spam-Info: AW1haW4tMjYwODA1MDA0NyBTYWx0ZWRfX/Wu3L56t0Oap xj8Mq9BFst+PtjHxU10GJ4h5yLD+WAJ9GbuMMX/p5umd1r07ED30BuxCYGcHlioJgoHv/eryAfb T8AhKGida2U4eCt41C9Tu7z4EsLyQaM= X-Proofpoint-ORIG-GUID: 0XWsTDw9ru4hr6OP23QfO7nAJLWhAfCW X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODA1MDA0NyBTYWx0ZWRfX0QYS21LIfwQj h5YF32qoVQVejHNOBifO1qgN6zQM9wE6a5rRVUq4BNk8ZEynVUCuLCym7cpFgHGs++YmBZQNT7k YQazFJM50+nR2R5teDmgaW7AOu1o6azvaTTXq2xlPpLjBW+R17Bc7ihmQqlfJGsBTSQBQyQ6YuE thRiJUOp7MAe6J0dE6ce7uboTqJCPQMPEla9EY/1ebRLMUmU5+mjs4XuETwTj/2o3zXmkYvxh/k AH6K/xr6wdteZMpnNO7+yBONGBWIk6pm85MLygiK6e48ahzbpJUPvydffU88BFfh/iswceEueEb 678h+wAMPO48U9xjxJpt09kk2kQTivoV2E5se4Wg8ymjIl6X8sQG8EmDBNEdf8Y4SyBAYkeeKO8 B3zP9VrQGzthkVRQTQkPSx5yxlTFyHiayKfaTd6rCzYjfXvjyTiRcO3QVtT4of4324M7vIM3T6H 5vbJzCeqTwG8S7MCPUw== X-Authority-Analysis: v=2.4 cv=X/hi7mTe c=1 sm=1 tr=0 ts=6a72d5d5 cx=c_pps a=WW5sKcV1LcKqjgzy2JUPuA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=pZQEjmQbvgpZI4UFWY0A:9 a=Of39h0EOZMdwZqCN:21 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=OpyuDcXvxspvyRM73sMx:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-05_02,2026-08-04_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 bulkscore=0 impostorscore=0 phishscore=0 adultscore=0 malwarescore=0 suspectscore=0 priorityscore=1501 lowpriorityscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608050047 Add an initial driver for the Qualcomm PMIH0108 PMIC haptics module, named as HAP530_HV. This module supports several play modes, including DIRECT_PLAY, FIFO, PAT_MEM, and SWR, each with distinct data sourcing and hardware data handling logic. Currently, the driver provides support for two play modes using the input force-feedback framework: FF_CONSTANT effect for DIRECT_PLAY mode and FF_PERIODIC effect with FF_CUSTOM waveform for FIFO mode. Assisted-by: Claude:claude-4-8-opus Signed-off-by: Fenglin Wu --- drivers/input/misc/Kconfig | 11 + drivers/input/misc/Makefile | 1 + drivers/input/misc/qcom-spmi-haptics.c | 1231 ++++++++++++++++++++++++++++= ++++ 3 files changed, 1243 insertions(+) diff --git a/drivers/input/misc/Kconfig b/drivers/input/misc/Kconfig index 1f6c57dba030..4f40940973e4 100644 --- a/drivers/input/misc/Kconfig +++ b/drivers/input/misc/Kconfig @@ -236,6 +236,17 @@ config INPUT_PMIC8XXX_PWRKEY To compile this driver as a module, choose M here: the module will be called pmic8xxx-pwrkey. =20 +config INPUT_QCOM_SPMI_HAPTICS + tristate "Qualcomm SPMI PMIC haptics support" + depends on MFD_SPMI_PMIC + help + Say Y to enable support for the Qualcomm PMIH0108 SPMI PMIC haptics + module. Supports DIRECT_PLAY, FIFO streaming play modes via the + Linux input force-feedback framework. + + To compile this driver as a module, choose M here: the module will + be called qcom-spmi-haptics. + config INPUT_SPARCSPKR tristate "SPARC Speaker support" depends on PCI && SPARC64 diff --git a/drivers/input/misc/Makefile b/drivers/input/misc/Makefile index 2281d6803fce..c5c9aa139a11 100644 --- a/drivers/input/misc/Makefile +++ b/drivers/input/misc/Makefile @@ -69,6 +69,7 @@ obj-$(CONFIG_INPUT_PMIC8XXX_PWRKEY) +=3D pmic8xxx-pwrkey.o obj-$(CONFIG_INPUT_POWERMATE) +=3D powermate.o obj-$(CONFIG_INPUT_PWM_BEEPER) +=3D pwm-beeper.o obj-$(CONFIG_INPUT_PWM_VIBRA) +=3D pwm-vibra.o +obj-$(CONFIG_INPUT_QCOM_SPMI_HAPTICS) +=3D qcom-spmi-haptics.o obj-$(CONFIG_INPUT_QNAP_MCU) +=3D qnap-mcu-input.o obj-$(CONFIG_INPUT_RAVE_SP_PWRBUTTON) +=3D rave-sp-pwrbutton.o obj-$(CONFIG_INPUT_RB532_BUTTON) +=3D rb532_button.o diff --git a/drivers/input/misc/qcom-spmi-haptics.c b/drivers/input/misc/qc= om-spmi-haptics.c new file mode 100644 index 000000000000..84dbe3f7536c --- /dev/null +++ b/drivers/input/misc/qcom-spmi-haptics.c @@ -0,0 +1,1231 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* HAP_CFG register offsets, bit fields, value constants */ +#define HAP_CFG_INT_RT_STS_REG 0x10 +#define FIFO_EMPTY_BIT BIT(1) +#define HAP_CFG_EN_CTL_REG 0x46 +#define HAPTICS_EN_BIT BIT(7) +#define HAP_CFG_VMAX_REG 0x48 +#define VMAX_STEP_MV 50 +#define VMAX_MV_MAX 10000 +#define HAP_CFG_SPMI_PLAY_REG 0x4C +#define PLAY_EN_BIT BIT(7) +#define PAT_SRC_MASK GENMASK(2, 0) +#define PAT_SRC_FIFO 0 +#define PAT_SRC_DIRECT_PLAY 1 +#define HAP_CFG_TLRA_OL_HIGH_REG 0x5C +#define TLRA_OL_MSB_MASK GENMASK(3, 0) +#define TLRA_STEP_US 5 +#define TLRA_US_MAX 20475 +#define HAP_CFG_TLRA_OL_LOW_REG 0x5D +#define HAP_CFG_DRV_DUTY_CFG_REG 0x60 +#define ADT_DRV_DUTY_EN_BIT BIT(7) +#define ADT_BRK_DUTY_EN_BIT BIT(6) +#define DRV_DUTY_MASK GENMASK(5, 3) +#define AUTORES_DRV_DUTY_62P5 2 +#define BRK_DUTY_MASK GENMASK(2, 0) +#define AUTORES_BRK_DUTY_62P5 5 +#define HAP_CFG_ZX_WIND_CFG_REG 0x62 +#define ZX_DEBOUNCE_MASK GENMASK(6, 4) +#define AUTORES_ZX_DEBOUNCE 3 +#define ZX_WIN_HEIGHT_MASK GENMASK(2, 0) +#define AUTORES_ZX_WIN_HEIGHT 2 +#define HAP_CFG_AUTORES_CFG_REG 0x63 +#define AUTORES_EN_BIT BIT(7) +#define AUTORES_EN_DLY_MASK GENMASK(6, 2) +#define AUTORES_EN_DLY_CYCLES 10 +#define AUTORES_ERR_WIN_MASK GENMASK(1, 0) +#define AUTORES_ERR_WIN_25PCT 1 +#define HAP_CFG_FAULT_CLR_REG 0x66 +#define ZX_TO_FAULT_CLR_BIT BIT(4) +#define SC_CLR_BIT BIT(2) +#define AUTO_RES_ERR_CLR_BIT BIT(1) +#define HPWR_RDY_FAULT_CLR_BIT BIT(0) +#define FAULT_CLR_ALL (ZX_TO_FAULT_CLR_BIT | SC_CLR_BIT | \ + AUTO_RES_ERR_CLR_BIT | HPWR_RDY_FAULT_CLR_BIT) +#define HAP_CFG_RAMP_DN_CFG2_REG 0x86 +#define AUTORES_PRE_HIZ_DLY_10US 1 + +/* HAP_PTN register offsets, bit fields, value constants */ +#define HAP_PTN_REVISION2_REG 0x01 +#define HAP_PTN_FIFO_DIN_0_REG 0x20 +#define HAP_PTN_FIFO_PLAY_RATE_REG 0x24 +#define FIFO_PLAY_RATE_MASK GENMASK(3, 0) +#define HAP_PTN_DIRECT_PLAY_REG 0x26 +#define HAP_PTN_FIFO_EMPTY_CFG_REG 0x2A +#define FIFO_THRESH_LSB 64 +#define HAP_PTN_FIFO_DIN_1B_REG 0x2C +#define HAP_PTN_MEM_OP_ACCESS_REG 0x2D +#define MEM_FLUSH_RELOAD_BIT BIT(0) +#define HAP_PTN_MMAP_FIFO_REG 0xA0 +#define MMAP_FIFO_EXIST_BIT BIT(7) +#define MMAP_FIFO_LEN_MASK GENMASK(6, 0) +#define HAP_PTN_PATX_PLAY_CFG_REG 0xA2 + +#define HAP530_MEM_TOTAL_BYTES 8192 +#define FIFO_EMPTY_THRESH 280 +#define FIFO_INIT_FILL 320 + +#define HAPTICS_AUTOSUSPEND_MS 1000 + +/* + * FF_CUSTOM data layout (custom_data[] of type s16): + * [0] =3D play rate (PLAY_RATE_*) + * [1] =3D vmax in mV (0 =3D use device default from qcom,vmax-microvolt) + * [2..N-1] =3D signed 8-bit PCM samples packed one per s16 (lower byte = used) + */ +#define CUSTOM_DATA_RATE_IDX 0 +#define CUSTOM_DATA_VMAX_IDX 1 +#define CUSTOM_DATA_SAMPLE_START 2 +#define CUSTOM_DATA_MAX_LEN (48 * 1024) + +#define HAPTICS_MAX_EFFECTS 8 + +enum qcom_haptics_mode { + HAPTICS_MODE_NONE, + HAPTICS_DIRECT_PLAY, + HAPTICS_FIFO, +}; + +enum qcom_haptics_play_rate { + PLAY_RATE_T_LRA =3D 0, + PLAY_RATE_T_LRA_DIV_2 =3D 1, + PLAY_RATE_T_LRA_DIV_4 =3D 2, + PLAY_RATE_T_LRA_DIV_8 =3D 3, + PLAY_RATE_T_LRA_X_2 =3D 4, + PLAY_RATE_T_LRA_X_4 =3D 5, + PLAY_RATE_T_LRA_X_8 =3D 6, + PLAY_RATE_RESERVED =3D 7, + PLAY_RATE_F_8KHZ =3D 8, + PLAY_RATE_F_16KHZ =3D 9, + PLAY_RATE_F_24KHZ =3D 10, + PLAY_RATE_F_32KHZ =3D 11, + PLAY_RATE_F_44P1KHZ =3D 12, + PLAY_RATE_F_48KHZ =3D 13, + PLAY_RATE_MAX =3D PLAY_RATE_F_48KHZ, +}; + +/** + * struct qcom_haptics_effect: A haptics effect + * @mode: haptics HW play mode + * @vmax_mv: peak voltage of the haptics output waveform + * @length_us: vibration play duration + * @amplitude: DIRECT_PLAY mode output waveform amplitude + * @play_rate: FIFO mode play rate + * @fifo_data: 8-bit data samples consumed in FIFO mode + * @data_len: length of the FIFO data samples + */ +struct qcom_haptics_effect { + enum qcom_haptics_mode mode; + u32 vmax_mv; + u32 length_us; + + u8 amplitude; + + enum qcom_haptics_play_rate play_rate; + s8 *fifo_data; + u32 data_len; +}; + +/** + * struct haptics_play_req: A haptics play request + * @node: list node of the request + * @effect_id: effect index of the request + * @play: flag of starting or stopping the play + */ +struct haptics_play_req { + struct list_head node; + int effect_id; + bool play; +}; + +/** + * struct qcom_haptics + * @dev: underlying SPMI device + * @regmap: regmap for SPMI register access + * @input: input device exposing the FF interface + * @cfg_base: base address of the CFG peripheral + * @ptn_base: base address of the PTN peripheral + * @t_lra_us: LRA resonance period in microseconds + * @vmax_mv: maximum actuator drive voltage in millivolts + * @fifo_len: programmed HW FIFO depth in bytes + * @gain: playback gain scaler + * @gain_work: work that changes gain setting for active play + * @en_play_work: atomic flag to indicate play work enable status + * @play_work: delayed work that plays the queued requests + * @play_lock: mutex lock to serialize playbacks + * @play_queue_lock: spinlock protecting @play_queue + * @play_queue: The list of pending start/stop requests + * @active_effect_id: index into @effects[] currently under play + * @active_mode: mode of the effect currently armed in hardware + * @fifo_empty_irq: IRQ number for the FIFO-empty interrupt + * @pm_ref_held: true while a pm_runtime_get is held + * @irq_enabled: true if fifo_empty_irq is enabled + * @fifo_lock: mutex protecting the FIFO streaming data + * @fifo_data: pointer of the data buffer for FIFO streaming + * @data_len: length of the data buffer for current effect + * @data_written: number of samples written to the hardware FIFO + * @effects: table of the effects + */ +struct qcom_haptics { + struct device *dev; + struct regmap *regmap; + struct input_dev *input; + + u32 cfg_base; + u32 ptn_base; + u32 t_lra_us; + u32 vmax_mv; + u32 fifo_len; + atomic_t gain; + struct work_struct gain_work; + + atomic_t en_play_work; + struct delayed_work play_work; + struct mutex play_lock; /* mutex used to serialize playbacks */ + + spinlock_t play_queue_lock; /* protects play_queue */ + struct list_head play_queue; + + int active_effect_id; + enum qcom_haptics_mode active_mode; + + int fifo_empty_irq; + bool pm_ref_held; + bool irq_enabled; + + struct mutex fifo_lock; /* protect the FIFO data during play */ + const s8 *fifo_data; + u32 data_len; + u32 data_written; + + struct qcom_haptics_effect effects[HAPTICS_MAX_EFFECTS]; +}; + +static int cfg_write(struct qcom_haptics *h, u32 off, u32 val) +{ + return regmap_write(h->regmap, h->cfg_base + off, val); +} + +static int cfg_update_bits(struct qcom_haptics *h, u32 off, u32 mask, u32 = val) +{ + return regmap_update_bits(h->regmap, h->cfg_base + off, mask, val); +} + +static int ptn_write(struct qcom_haptics *h, u32 off, u32 val) +{ + return regmap_write(h->regmap, h->ptn_base + off, val); +} + +static int ptn_update_bits(struct qcom_haptics *h, u32 off, u32 mask, u32 = val) +{ + return regmap_update_bits(h->regmap, h->ptn_base + off, mask, val); +} + +static int ptn_bulk_write(struct qcom_haptics *h, u32 off, + const void *buf, size_t count) +{ + return regmap_bulk_write(h->regmap, h->ptn_base + off, buf, count); +} + +static int haptics_clear_faults(struct qcom_haptics *h) +{ + return cfg_write(h, HAP_CFG_FAULT_CLR_REG, FAULT_CLR_ALL); +} + +static int haptics_set_vmax(struct qcom_haptics *h, u32 vmax_mv) +{ + return cfg_write(h, HAP_CFG_VMAX_REG, vmax_mv / VMAX_STEP_MV); +} + +static int haptics_config_lra_period(struct qcom_haptics *h) +{ + u32 tmp =3D h->t_lra_us / TLRA_STEP_US; + int err; + + err =3D cfg_write(h, HAP_CFG_TLRA_OL_HIGH_REG, (tmp >> 8) & TLRA_OL_MSB_M= ASK); + if (err) + return err; + + err =3D cfg_write(h, HAP_CFG_TLRA_OL_LOW_REG, tmp & 0xFF); + if (err) + return err; + + return 0; +} + +static int haptics_enable_module(struct qcom_haptics *h, bool enable) +{ + return cfg_update_bits(h, HAP_CFG_EN_CTL_REG, HAPTICS_EN_BIT, + enable ? HAPTICS_EN_BIT : 0); +} + +static int haptics_configure_autores(struct qcom_haptics *h) +{ + int err; + + /* AUTORES_CFG: enable, 10-cycle delay, 25% error window */ + err =3D cfg_write(h, HAP_CFG_AUTORES_CFG_REG, + AUTORES_EN_BIT | + FIELD_PREP(AUTORES_EN_DLY_MASK, AUTORES_EN_DLY_CYCLES) | + FIELD_PREP(AUTORES_ERR_WIN_MASK, AUTORES_ERR_WIN_25PCT)); + if (err) + return err; + + /* DRV_DUTY: adaptive drive/brake duty cycles at 62.5% */ + err =3D cfg_write(h, HAP_CFG_DRV_DUTY_CFG_REG, + ADT_DRV_DUTY_EN_BIT | ADT_BRK_DUTY_EN_BIT | + FIELD_PREP(DRV_DUTY_MASK, AUTORES_DRV_DUTY_62P5) | + FIELD_PREP(BRK_DUTY_MASK, AUTORES_BRK_DUTY_62P5)); + if (err) + return err; + + /* Pre-HIZ delay: 10 =C2=B5s */ + err =3D cfg_write(h, HAP_CFG_RAMP_DN_CFG2_REG, AUTORES_PRE_HIZ_DLY_10US); + if (err) + return err; + + /* Zero-cross window: debounce 3, no hysteresis, height 2 */ + err =3D cfg_write(h, HAP_CFG_ZX_WIND_CFG_REG, + FIELD_PREP(ZX_DEBOUNCE_MASK, AUTORES_ZX_DEBOUNCE) | + FIELD_PREP(ZX_WIN_HEIGHT_MASK, AUTORES_ZX_WIN_HEIGHT)); + if (err) + return err; + + return 0; +} + +static int haptics_write_fifo_chunk(struct qcom_haptics *h, + const s8 *data, u32 len) +{ + u32 bulk_len =3D ALIGN_DOWN(len, 4); + int i, err; + + /* + * FIFO data writing supports both 4-byte bulk writes using registers + * [HAP_PTN_FIFO_DIN_0_REG ... HAP_PTN_FIFO_DIN_3_REG], and 1-byte writes + * using the HAP_PTN_FIFO_DIN_1B_REG register. The 4-byte bulk write is m= ore + * efficient, so use 4-byte writes for the initial 4-byte aligned data, + * and 1-byte writes for any trailing remainder. + */ + for (i =3D 0; i < bulk_len; i +=3D 4) { + err =3D ptn_bulk_write(h, HAP_PTN_FIFO_DIN_0_REG, &data[i], 4); + if (err) + return err; + } + + for (; i < len; i++) { + err =3D ptn_write(h, HAP_PTN_FIFO_DIN_1B_REG, (u8)data[i]); + if (err) + return err; + } + + return 0; +} + +static int haptics_configure_fifo_mmap(struct qcom_haptics *h) +{ + u32 fifo_len, fifo_units; + + /* Config all memory space for FIFO usage for now */ + fifo_len =3D HAP530_MEM_TOTAL_BYTES; + fifo_len =3D ALIGN_DOWN(fifo_len, 64); + fifo_units =3D fifo_len / 64; + h->fifo_len =3D fifo_len; + + return ptn_write(h, HAP_PTN_MMAP_FIFO_REG, + MMAP_FIFO_EXIST_BIT | + FIELD_PREP(MMAP_FIFO_LEN_MASK, fifo_units - 1)); +} + +static u32 haptics_gain_scaled_vmax(struct qcom_haptics *h, u32 vmax_mv) +{ + u16 gain =3D atomic_read(&h->gain); + u32 v =3D mult_frac(vmax_mv, gain, 0xFFFF); + + return max_t(u32, v, VMAX_STEP_MV); +} + +static void haptics_fifo_irq_enable(struct qcom_haptics *h, bool enable) +{ + if (h->irq_enabled =3D=3D enable) + return; + + if (enable) + enable_irq(h->fifo_empty_irq); + else + disable_irq_nosync(h->fifo_empty_irq); + + h->irq_enabled =3D enable; +} + +static int haptics_enqueue_play_req(struct qcom_haptics *h, int effect_id,= bool play) +{ + struct haptics_play_req *req; + + guard(spinlock_irqsave)(&h->play_queue_lock); + + /* + * Coalesce with an already queued request for + * the same effect instead of appending. + */ + list_for_each_entry(req, &h->play_queue, node) { + if (req->effect_id =3D=3D effect_id) { + req->play =3D play; + return 0; + } + } + + req =3D kmalloc_obj(*req, GFP_ATOMIC); + if (!req) + return -ENOMEM; + + req->effect_id =3D effect_id; + req->play =3D play; + + list_add_tail(&req->node, &h->play_queue); + + return 0; +} + +static struct haptics_play_req *haptics_dequeue_play_req(struct qcom_hapti= cs *h) +{ + struct haptics_play_req *req =3D NULL; + + guard(spinlock_irqsave)(&h->play_queue_lock); + + if (!list_empty(&h->play_queue)) { + req =3D list_first_entry(&h->play_queue, struct haptics_play_req, node); + list_del(&req->node); + } + + return req; +} + +static void haptics_queue_remove_effect(struct qcom_haptics *h, int effect= _id) +{ + struct haptics_play_req *req, *tmp; + + guard(spinlock_irqsave)(&h->play_queue_lock); + + list_for_each_entry_safe(req, tmp, &h->play_queue, node) { + if (req->effect_id =3D=3D effect_id) { + list_del(&req->node); + kfree(req); + } + } +} + +static void haptics_queue_flush(struct qcom_haptics *h) +{ + struct haptics_play_req *req, *tmp; + + guard(spinlock_irqsave)(&h->play_queue_lock); + + list_for_each_entry_safe(req, tmp, &h->play_queue, node) { + list_del(&req->node); + kfree(req); + } +} + +static int haptics_start_direct_play(struct qcom_haptics *h, int effect_id) +{ + struct qcom_haptics_effect *eff =3D &h->effects[effect_id]; + int err; + + err =3D haptics_clear_faults(h); + if (err) + return err; + + /* Enable auto-resonance for DIRECT_PLAY mode */ + err =3D cfg_update_bits(h, HAP_CFG_AUTORES_CFG_REG, + AUTORES_EN_BIT, AUTORES_EN_BIT); + if (err) + return err; + + err =3D haptics_set_vmax(h, haptics_gain_scaled_vmax(h, h->vmax_mv)); + if (err) + return err; + + err =3D ptn_write(h, HAP_PTN_DIRECT_PLAY_REG, eff->amplitude); + if (err) + return err; + + err =3D cfg_write(h, HAP_CFG_SPMI_PLAY_REG, + PLAY_EN_BIT | FIELD_PREP(PAT_SRC_MASK, PAT_SRC_DIRECT_PLAY)); + if (err) + return err; + + return 0; +} + +static int haptics_start_fifo(struct qcom_haptics *h, int effect_id) +{ + struct qcom_haptics_effect *eff =3D &h->effects[effect_id]; + u32 vmax =3D eff->vmax_mv ? eff->vmax_mv : h->vmax_mv; + u32 init_len; + bool data_done; + int err; + + if (!eff->fifo_data || !eff->data_len) + return -EINVAL; + + err =3D haptics_clear_faults(h); + if (err) + return err; + + /* Disable auto-resonance for FIFO mode */ + err =3D cfg_update_bits(h, HAP_CFG_AUTORES_CFG_REG, AUTORES_EN_BIT, 0); + if (err) + return err; + + err =3D haptics_set_vmax(h, haptics_gain_scaled_vmax(h, vmax)); + if (err) + return err; + + err =3D ptn_update_bits(h, HAP_PTN_FIFO_PLAY_RATE_REG, + FIFO_PLAY_RATE_MASK, + FIELD_PREP(FIFO_PLAY_RATE_MASK, eff->play_rate)); + if (err) + return err; + + /* Flush FIFO before loading new data */ + err =3D ptn_write(h, HAP_PTN_MEM_OP_ACCESS_REG, MEM_FLUSH_RELOAD_BIT); + if (err) + return err; + err =3D ptn_write(h, HAP_PTN_MEM_OP_ACCESS_REG, 0); + if (err) + return err; + + guard(mutex)(&h->fifo_lock); + + /* Write the initial chunk and initialise streaming state */ + init_len =3D min_t(u32, eff->data_len, FIFO_INIT_FILL); + err =3D haptics_write_fifo_chunk(h, eff->fifo_data, init_len); + if (err) + return err; + + h->fifo_data =3D eff->fifo_data; + h->data_len =3D eff->data_len; + h->data_written =3D init_len; + + /* + * Set empty threshold. When threshold > 0 the hardware fires the + * FIFO-empty interrupt when occupancy drops below the threshold, + * allowing the driver to refill. + */ + data_done =3D (h->data_written >=3D h->data_len); + if (!data_done) { + err =3D ptn_write(h, HAP_PTN_FIFO_EMPTY_CFG_REG, + FIFO_EMPTY_THRESH / FIFO_THRESH_LSB); + if (err) { + dev_err(h->dev, "set FIFO empty threshold failed, err=3D%d\n", err); + h->fifo_data =3D NULL; + return err; + } + + haptics_fifo_irq_enable(h, true); + } + + err =3D cfg_write(h, HAP_CFG_SPMI_PLAY_REG, + PLAY_EN_BIT | FIELD_PREP(PAT_SRC_MASK, PAT_SRC_FIFO)); + if (err) { + dev_err(h->dev, "trigger FIFO play failed, err=3D%d\n", err); + ptn_write(h, HAP_PTN_FIFO_EMPTY_CFG_REG, 0); + haptics_fifo_irq_enable(h, false); + h->fifo_data =3D NULL; + return err; + } + + return 0; +} + +/* + * haptics_fifo_empty_irq: Threaded IRQ handler for the FIFO-empty interru= pt. + * + * While a FIFO play is in progress the hardware fires this interrupt when + * the number of samples in the FIFO drops below the programmed threshold. + * The handler refills the FIFO from the effect's data buffer. When all + * samples have been written the threshold is set to zero. The HW would + * stop the play automatically after all of the samples in FIFO memory are + * played out. + */ +static irqreturn_t haptics_fifo_empty_irq(int irq, void *dev_id) +{ + struct qcom_haptics *h =3D dev_id; + u32 sts, to_write; + int err; + + err =3D regmap_read(h->regmap, + h->cfg_base + HAP_CFG_INT_RT_STS_REG, &sts); + if (err || !(sts & FIFO_EMPTY_BIT)) + return IRQ_HANDLED; + + guard(mutex)(&h->fifo_lock); + + if (!h->fifo_data) + return IRQ_HANDLED; + + /* Refill: write the next chunk */ + to_write =3D min_t(u32, h->data_len - h->data_written, + h->fifo_len - FIFO_EMPTY_THRESH); + err =3D haptics_write_fifo_chunk(h, &h->fifo_data[h->data_written], to_wr= ite); + if (err) { + dev_err(h->dev, "refill FIFO samples failed, err=3D%d\n", err); + /* + * If data refilling is failed, clear the FIFO empty threshold + * and disable the IRQ to prevent the FIFO empty IRQ being fired + * continuously. The HW would still play out the data which has + * already been programmed and then stop automatically after that. + */ + ptn_write(h, HAP_PTN_FIFO_EMPTY_CFG_REG, 0); + haptics_fifo_irq_enable(h, false); + return IRQ_HANDLED; + } + + h->data_written +=3D to_write; + + /* Disable the interrupt after all the data is queued */ + if (h->data_written >=3D h->data_len) + ptn_write(h, HAP_PTN_FIFO_EMPTY_CFG_REG, 0); + + return IRQ_HANDLED; +} + +/* + * haptics_stop: stop play in HW and put runtime PM + * @h: haptics device + * @put_noidle: a flag to put noidle + * + * Stop HW play, clear the FIFO data if the active effect was FIFO-mode, a= nd + * put runtime PM into either noidle or autosuspend based on put_noidle fl= ag. + * + */ +static void haptics_stop(struct qcom_haptics *h, bool put_noidle) +{ + lockdep_assert_held(&h->play_lock); + + cfg_write(h, HAP_CFG_SPMI_PLAY_REG, 0); + + if (h->active_mode =3D=3D HAPTICS_FIFO) { + ptn_write(h, HAP_PTN_FIFO_EMPTY_CFG_REG, 0); + scoped_guard(mutex, &h->fifo_lock) + haptics_fifo_irq_enable(h, false); + + /* + * Wait for an in-flight FIFO-empty IRQ thread to finish before + * clearing fifo_data below, so the handler can't touch it + * after it's freed. + */ + synchronize_irq(h->fifo_empty_irq); + + scoped_guard(mutex, &h->fifo_lock) + h->fifo_data =3D NULL; + } + + h->active_effect_id =3D -1; + h->active_mode =3D HAPTICS_MODE_NONE; + + if (h->pm_ref_held) { + if (put_noidle) + pm_runtime_put_noidle(h->dev); + else + pm_runtime_put_autosuspend(h->dev); + + h->pm_ref_held =3D false; + } +} + +/* + * haptics_start: start to play an effect + * @h: haptics device + * @effect_id: the index of the effect + * + * If an effect is currently active, stop it 1st. Acquires a PM ref + * if not already held, and then trigger the play based on the + * play mode. Update active_effect_id/active_mode on success. + * + */ +static int haptics_start(struct qcom_haptics *h, int effect_id) +{ + int ret; + + lockdep_assert_held(&h->play_lock); + + if (h->active_effect_id !=3D -1) + haptics_stop(h, false); + + if (!h->pm_ref_held) { + ret =3D pm_runtime_resume_and_get(h->dev); + if (ret < 0) { + dev_err(h->dev, "failed to resume device: %d\n", ret); + return ret; + } + + h->pm_ref_held =3D true; + } + + switch (h->effects[effect_id].mode) { + case HAPTICS_DIRECT_PLAY: + ret =3D haptics_start_direct_play(h, effect_id); + break; + case HAPTICS_FIFO: + ret =3D haptics_start_fifo(h, effect_id); + break; + default: + ret =3D -EINVAL; + } + + if (ret) { + dev_err(h->dev, "failed to start effect %d: %d\n", effect_id, ret); + if (h->pm_ref_held) { + pm_runtime_put_autosuspend(h->dev); + h->pm_ref_held =3D false; + } + + return ret; + } + + h->active_effect_id =3D effect_id; + h->active_mode =3D h->effects[effect_id].mode; + + return 0; +} + +static void haptics_play_work(struct work_struct *work) +{ + struct qcom_haptics *h =3D container_of(to_delayed_work(work), + struct qcom_haptics, play_work); + struct haptics_play_req *req =3D haptics_dequeue_play_req(h); + bool rearmed =3D false; + u32 length_us; + int ret; + + guard(mutex)(&h->play_lock); + + if (!req) { + /* + * Not a new request: the play-duration re-arm timer fired + * so stop the play + */ + if (h->active_effect_id !=3D -1) + haptics_stop(h, false); + } else if (req->play) { + ret =3D haptics_start(h, req->effect_id); + if (ret) { + dev_err(h->dev, "play haptics failed, ret=3D%d\n", ret); + } else { + /* + * Re-arm the work to stop the play or advance + * to next play after the play duration + */ + length_us =3D h->effects[req->effect_id].length_us; + if (length_us) { + schedule_delayed_work(&h->play_work, + usecs_to_jiffies(length_us)); + rearmed =3D true; + } + } + } else { + if (req->effect_id =3D=3D h->active_effect_id) + haptics_stop(h, false); + } + + kfree(req); + + /* Wait for the re-arm to stop the play */ + if (rearmed) + return; + + /* Handle the remaining requests if the queue is not empty */ + guard(spinlock_irqsave)(&h->play_queue_lock); + if (!list_empty(&h->play_queue)) + schedule_delayed_work(&h->play_work, 0); +} + +static void haptics_clear_effect(struct qcom_haptics *h, + struct qcom_haptics_effect *effect) +{ + guard(mutex)(&h->fifo_lock); + + if (h->fifo_data =3D=3D effect->fifo_data) + h->fifo_data =3D NULL; + + kvfree(effect->fifo_data); + effect->fifo_data =3D NULL; + effect->data_len =3D 0; +} + +/* + * haptics_fifo_length_us: Calculate the play duration of a FIFO effect. + * @h: haptics device pointer + * @rate: FIFO data play rate + * @data_len: FFO data length + * + * Each FIFO sample is played out over one play-rate period, so the total + * duration is the number of samples times that period: + * + * length_us =3D (clk_base * data_len * multiplier) / divider + * + * For T_LRA-based rates the period derives from the LRA resonance period + * (h->t_lra_us): DIV_2/4/8 shorten it, X_2/4/8 lengthen it. For the + * kHz-based rates the period is 1000 us / freq_khz. + */ +static u32 haptics_fifo_length_us(struct qcom_haptics *h, + enum qcom_haptics_play_rate rate, + u32 data_len) +{ + u32 clk_base =3D 1000, multiplier =3D 1, divider =3D 1; + + switch (rate) { + case PLAY_RATE_T_LRA: + clk_base =3D h->t_lra_us; + break; + case PLAY_RATE_T_LRA_DIV_2: + clk_base =3D h->t_lra_us; + divider =3D 2; + break; + case PLAY_RATE_T_LRA_DIV_4: + clk_base =3D h->t_lra_us; + divider =3D 4; + break; + case PLAY_RATE_T_LRA_DIV_8: + clk_base =3D h->t_lra_us; + divider =3D 8; + break; + case PLAY_RATE_T_LRA_X_2: + clk_base =3D h->t_lra_us; + multiplier =3D 2; + break; + case PLAY_RATE_T_LRA_X_4: + clk_base =3D h->t_lra_us; + multiplier =3D 4; + break; + case PLAY_RATE_T_LRA_X_8: + clk_base =3D h->t_lra_us; + multiplier =3D 8; + break; + case PLAY_RATE_F_8KHZ: + divider =3D 8; + break; + case PLAY_RATE_F_16KHZ: + divider =3D 16; + break; + case PLAY_RATE_F_24KHZ: + divider =3D 24; + break; + case PLAY_RATE_F_32KHZ: + divider =3D 32; + break; + case PLAY_RATE_F_44P1KHZ: + clk_base *=3D 10; + divider =3D 441; + break; + case PLAY_RATE_F_48KHZ: + divider =3D 48; + break; + default: + /* Unexpected rate: fall back to the resonance period. */ + clk_base =3D h->t_lra_us; + break; + } + + return div_u64((u64)clk_base * data_len * multiplier, divider); +} + +static int haptics_upload_effect(struct input_dev *dev, + struct ff_effect *effect, + struct ff_effect *old) +{ + struct qcom_haptics *h =3D input_get_drvdata(dev); + struct qcom_haptics_effect *priv; + int id =3D effect->id; + u32 data_len, level; + s8 *fifo; + + s16 *buf __free(kvfree) =3D NULL; + + guard(mutex)(&h->play_lock); + + if (id < 0 || id >=3D HAPTICS_MAX_EFFECTS) + return -EINVAL; + + if (id =3D=3D h->active_effect_id) { + dev_err(h->dev, "effect %d is under playing\n", id); + return -EBUSY; + } + + priv =3D &h->effects[id]; + + switch (effect->type) { + case FF_CONSTANT: + haptics_clear_effect(h, priv); + level =3D effect->u.constant.level <=3D 0 ? 0 : effect->u.constant.level; + priv->amplitude =3D (u8)mult_frac(level, 255, 0x7FFF); + priv->length_us =3D effect->replay.length * USEC_PER_MSEC; + priv->mode =3D HAPTICS_DIRECT_PLAY; + return 0; + + case FF_PERIODIC: + if (effect->u.periodic.waveform !=3D FF_CUSTOM) + return -EINVAL; + /* + * Minimum 3 elements: play-rate code + vmax + at least one sample. + * Limit the maximum data length to ~48K so that it can at least + * handle ~1s vibration at the fast (48K) play rate. + */ + if (effect->u.periodic.custom_len < 3 || + effect->u.periodic.custom_len > CUSTOM_DATA_MAX_LEN + 2) + return -EINVAL; + + buf =3D vmemdup_array_user(effect->u.periodic.custom_data, + effect->u.periodic.custom_len, + sizeof(s16)); + if (IS_ERR(buf)) + return PTR_ERR(no_free_ptr(buf)); + + if (buf[CUSTOM_DATA_RATE_IDX] < 0 || + buf[CUSTOM_DATA_RATE_IDX] > PLAY_RATE_MAX || + buf[CUSTOM_DATA_RATE_IDX] =3D=3D PLAY_RATE_RESERVED) + return -EINVAL; + + data_len =3D effect->u.periodic.custom_len - CUSTOM_DATA_SAMPLE_START; + + fifo =3D kvmalloc(data_len, GFP_KERNEL); + if (!fifo) + return -ENOMEM; + + /* Pack: one s8 sample per s16 slot (lower byte) */ + for (int i =3D 0; i < data_len; i++) + fifo[i] =3D (s8)buf[CUSTOM_DATA_SAMPLE_START + i]; + + haptics_clear_effect(h, priv); + + scoped_guard(mutex, &h->fifo_lock) { + priv->fifo_data =3D fifo; + priv->data_len =3D data_len; + } + + priv->play_rate =3D (u8)buf[CUSTOM_DATA_RATE_IDX]; + priv->vmax_mv =3D (u32)clamp_val(buf[CUSTOM_DATA_VMAX_IDX], 0, VMAX_MV= _MAX); + priv->length_us =3D haptics_fifo_length_us(h, priv->play_rate, data_len); + priv->mode =3D HAPTICS_FIFO; + + return 0; + + default: + return -EINVAL; + } +} + +static int haptics_playback(struct input_dev *dev, int effect_id, int val) +{ + struct qcom_haptics *h =3D input_get_drvdata(dev); + int ret; + + ret =3D haptics_enqueue_play_req(h, effect_id, val > 0); + if (ret) + return ret; + + if (val > 0) + /* + * Queue the play. If a duration re-arm is already pending this + * is a no-op, so the new play waits for the current effect to + * finish before the worker dequeues it. + */ + schedule_delayed_work(&h->play_work, 0); + else + /* + * Run the worker now, cancelling any pending duration re-arm, + * so an explicit stop takes effect immediately. + */ + mod_delayed_work(system_percpu_wq, &h->play_work, 0); + + return 0; +} + +static int haptics_erase(struct input_dev *dev, int effect_id) +{ + struct qcom_haptics *h =3D input_get_drvdata(dev); + struct qcom_haptics_effect *priv =3D &h->effects[effect_id]; + + guard(mutex)(&h->play_lock); + + haptics_queue_remove_effect(h, effect_id); + + if (h->active_effect_id =3D=3D effect_id) + haptics_stop(h, false); + + haptics_clear_effect(h, priv); + priv->mode =3D HAPTICS_MODE_NONE; + + return 0; +} + +static void haptics_gain_work(struct work_struct *work) +{ + struct qcom_haptics *h =3D container_of(work, struct qcom_haptics, gain_w= ork); + struct qcom_haptics_effect *eff; + u32 vmax; + + guard(mutex)(&h->play_lock); + + if (h->active_effect_id =3D=3D -1) + return; + + eff =3D &h->effects[h->active_effect_id]; + vmax =3D eff->vmax_mv ? eff->vmax_mv : h->vmax_mv; + + haptics_set_vmax(h, haptics_gain_scaled_vmax(h, vmax)); +} + +static void haptics_set_gain(struct input_dev *dev, u16 gain) +{ + struct qcom_haptics *h =3D input_get_drvdata(dev); + + atomic_set(&h->gain, gain); + schedule_work(&h->gain_work); +} + +static void haptics_enable_play_work(struct qcom_haptics *h, bool en) +{ + if (atomic_read(&h->en_play_work) =3D=3D en) + return; + + if (en) + enable_delayed_work(&h->play_work); + else + disable_delayed_work_sync(&h->play_work); + + atomic_set(&h->en_play_work, en); +} + +static void qcom_haptics_close(struct input_dev *input) +{ + struct qcom_haptics *h =3D input_get_drvdata(input); + + cancel_work_sync(&h->gain_work); + haptics_enable_play_work(h, false); + scoped_guard(mutex, &h->play_lock) { + haptics_queue_flush(h); + haptics_stop(h, false); + } + + haptics_enable_module(h, false); +} + +static void qcom_haptics_free_effects(void *data) +{ + struct qcom_haptics *h =3D data; + int i; + + for (i =3D 0; i < HAPTICS_MAX_EFFECTS; i++) + haptics_clear_effect(h, &h->effects[i]); +} + +static int qcom_haptics_probe(struct platform_device *pdev) +{ + struct qcom_haptics *h; + struct input_dev *input; + struct ff_device *ff; + u32 regs[2], vmax_uv; + int ret, irq; + + h =3D devm_kzalloc(&pdev->dev, sizeof(*h), GFP_KERNEL); + if (!h) + return -ENOMEM; + + h->dev =3D &pdev->dev; + + h->regmap =3D dev_get_regmap(pdev->dev.parent, NULL); + if (!h->regmap) + return dev_err_probe(h->dev, -ENODEV, "no regmap from parent\n"); + + ret =3D device_property_read_u32_array(h->dev, "reg", regs, ARRAY_SIZE(re= gs)); + if (ret) + return dev_err_probe(h->dev, ret, "failed to read 'reg' property\n"); + + h->cfg_base =3D regs[0]; + h->ptn_base =3D regs[1]; + + ret =3D device_property_read_u32(h->dev, "qcom,lra-period-us", &h->t_lra_= us); + if (ret) + return dev_err_probe(h->dev, ret, "missing qcom,lra-period-us\n"); + + h->t_lra_us =3D clamp(h->t_lra_us, (u32)TLRA_STEP_US, (u32)TLRA_US_MAX); + + ret =3D device_property_read_u32(h->dev, "qcom,vmax-microvolt", &vmax_uv); + if (ret) + return dev_err_probe(h->dev, ret, "missing qcom,vmax-microvolt\n"); + + h->vmax_mv =3D clamp(vmax_uv / 1000, (u32)VMAX_STEP_MV, (u32)VMAX_MV_MAX); + + ret =3D haptics_config_lra_period(h); + if (ret) + return ret; + + ret =3D haptics_configure_autores(h); + if (ret) + return ret; + + ret =3D haptics_set_vmax(h, h->vmax_mv); + if (ret) + return ret; + + ret =3D haptics_configure_fifo_mmap(h); + if (ret) + return ret; + + mutex_init(&h->play_lock); + mutex_init(&h->fifo_lock); + spin_lock_init(&h->play_queue_lock); + INIT_LIST_HEAD(&h->play_queue); + INIT_DELAYED_WORK(&h->play_work, haptics_play_work); + INIT_WORK(&h->gain_work, haptics_gain_work); + atomic_set(&h->gain, 0xFFFF); + atomic_set(&h->en_play_work, 1); + h->active_effect_id =3D -1; + + ret =3D devm_add_action_or_reset(h->dev, qcom_haptics_free_effects, h); + if (ret) + return ret; + + irq =3D platform_get_irq_byname(pdev, "fifo-empty"); + if (irq < 0) + return dev_err_probe(h->dev, irq, "failed to get fifo-empty IRQ\n"); + + ret =3D devm_request_threaded_irq(h->dev, irq, NULL, + haptics_fifo_empty_irq, + IRQF_ONESHOT | IRQF_NO_AUTOEN, + "qcom-haptics-fifo-empty", h); + if (ret) + return dev_err_probe(h->dev, ret, "failed to request fifo-empty IRQ\n"); + + h->fifo_empty_irq =3D irq; + platform_set_drvdata(pdev, h); + + pm_runtime_use_autosuspend(h->dev); + pm_runtime_set_autosuspend_delay(h->dev, HAPTICS_AUTOSUSPEND_MS); + ret =3D devm_pm_runtime_enable(h->dev); + if (ret) + return dev_err_probe(h->dev, ret, "enable runtime PM failed\n"); + + input =3D devm_input_allocate_device(h->dev); + if (!input) + return -ENOMEM; + + input->name =3D "qcom-spmi-haptics"; + input->id.bustype =3D BUS_HOST; + input->close =3D qcom_haptics_close; + input_set_drvdata(input, h); + h->input =3D input; + + input_set_capability(input, EV_FF, FF_CONSTANT); + input_set_capability(input, EV_FF, FF_PERIODIC); + input_set_capability(input, EV_FF, FF_CUSTOM); + input_set_capability(input, EV_FF, FF_GAIN); + + ret =3D input_ff_create(input, HAPTICS_MAX_EFFECTS); + if (ret) + return ret; + + ff =3D input->ff; + ff->upload =3D haptics_upload_effect; + ff->playback =3D haptics_playback; + ff->erase =3D haptics_erase; + ff->set_gain =3D haptics_set_gain; + + ret =3D input_register_device(input); + if (ret) + return dev_err_probe(h->dev, ret, "failed to register input device\n"); + + return 0; +} + +static int qcom_haptics_runtime_suspend(struct device *dev) +{ + struct qcom_haptics *h =3D dev_get_drvdata(dev); + + return haptics_enable_module(h, false); +} + +static int qcom_haptics_runtime_resume(struct device *dev) +{ + struct qcom_haptics *h =3D dev_get_drvdata(dev); + + return haptics_enable_module(h, true); +} + +static int qcom_haptics_suspend(struct device *dev) +{ + struct qcom_haptics *h =3D dev_get_drvdata(dev); + int ret; + + cancel_work_sync(&h->gain_work); + haptics_enable_play_work(h, false); + scoped_guard(mutex, &h->play_lock) { + haptics_queue_flush(h); + haptics_stop(h, true); + } + + ret =3D pm_runtime_force_suspend(dev); + if (ret) + haptics_enable_play_work(h, true); + + return ret; +} + +static int qcom_haptics_resume(struct device *dev) +{ + struct qcom_haptics *h =3D dev_get_drvdata(dev); + + haptics_enable_play_work(h, true); + + return pm_runtime_force_resume(dev); +} + +static const struct dev_pm_ops qcom_haptics_pm_ops =3D { + SYSTEM_SLEEP_PM_OPS(qcom_haptics_suspend, qcom_haptics_resume) + RUNTIME_PM_OPS(qcom_haptics_runtime_suspend, qcom_haptics_runtime_resume, + NULL) +}; + +static const struct of_device_id qcom_haptics_of_match[] =3D { + { .compatible =3D "qcom,spmi-haptics" }, + { } +}; +MODULE_DEVICE_TABLE(of, qcom_haptics_of_match); + +static struct platform_driver qcom_haptics_driver =3D { + .probe =3D qcom_haptics_probe, + .driver =3D { + .name =3D "qcom-spmi-haptics", + .of_match_table =3D qcom_haptics_of_match, + .pm =3D pm_ptr(&qcom_haptics_pm_ops), + }, +}; +module_platform_driver(qcom_haptics_driver); + +MODULE_DESCRIPTION("Qualcomm SPMI PMIC Haptics driver"); +MODULE_LICENSE("GPL"); --=20 2.43.0