From nobody Fri Jul 24 21:54:40 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 14B1C418A5D for ; Fri, 24 Jul 2026 10:16:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784888208; cv=none; b=ItG5tKvLRBK2Fx9mnpveNIT3VKxxwJuxEnUpaP9Nj/XHHLehzM7yrtrExmqaljMuYPu9oxK+lClUtnc00HEDJQz4jPCcksnyY0AoicMUP6ebqOH1heTdWg+iW45n6QfYuBiZDQ6KWVmLeKbdLYoTReczUqgreBtDG9yDEIBjBwE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784888208; c=relaxed/simple; bh=sxOC8xu4+m1gOg7xJPQ7uKnbuitLxFxJAsNfgIHFSKs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=JnqalyZy92DMIiO2qhqceGETZlvkWB7rz891XDqyNZ3+6uvpH74HT9+FpWou4QVvIJADt/dqs0QWBH09G7wC3QJyHfXToIdbQuL7NLtFWNEb4I1203F025XCXhbGjcx+CH/r6V1UqS2Y/C7jgJi4ElvJpiTLtaAx0v6Un+JMv8s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=bn2ANeXh; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=aUSU+3J7; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="bn2ANeXh"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="aUSU+3J7" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66OADVlL2720577 for ; Fri, 24 Jul 2026 10:16:46 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= WolrlPqd9kvmQiEssFeO4Ma7OHOVLQ26gMY9vH5kuMA=; b=bn2ANeXhwQ3Gk1Cm +UEVMCHKjNgzfkgzMxOijFnIgV0uAWKyc+6AYEkhde0q0eycLoApgFTxa13vcKl8 vXTOmfu//oW9aJMEcyGIBLLjECW+CLOziTNeMgSzZwhQ3ZS7oMmorfaQMaw0qQeM atlPVcurO+qgGjc8B3r/22NuGvTNLEfBx8jaTE6qi1P8tXUDXPIksd7tBgyq9QFo dQDrACKD/ov1/YyDP9646uqZAwbF+rq0rA4n/70CZxRz2NQSE8FBpSeyGO1SHrMV RRaYYaRgu0Nw4Cs+JLeXVJvkjRMFiKxoaL5XkWjo+lEg/oGZGspPyneBoTi+FJzO BDYppQ== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fm5yag1m2-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 24 Jul 2026 10:16:45 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-38e2237bc43so477514a91.1 for ; Fri, 24 Jul 2026 03:16:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784888205; x=1785493005; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=WolrlPqd9kvmQiEssFeO4Ma7OHOVLQ26gMY9vH5kuMA=; b=aUSU+3J7JOwzGRYCaVCJe9AkD3AO1ghQc1ZJcdSXOuMzVxpKBN+TFpg3yYsMh1SUNm J1aIT5CQMhlSY7M3YW2aDD8S/gi7HySW+gDyAhv1MxsY1iG4PxAogguKwvzqBG8iB32a bMJJrdfjYREDX9FDO1VmuJ+7olsbfmSkEq+hqGZz1m9yYeDpQOKaM7EBA65cBQgELnFM gQKa9BHvup8LPOSJ9g5uaXmcq3BVipYR4w3iMjVNtCPVjaaQu4oE09cvNGpcaP4RY9Yz qSr/8QGxNtFWVFlEkfjxR3Vupth5o0w1J4svMLHCXbj0ZiXlAlXQxKWLf1tSbX93Jz3s 1WYw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784888205; x=1785493005; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=WolrlPqd9kvmQiEssFeO4Ma7OHOVLQ26gMY9vH5kuMA=; b=qunkYvdbiQnOD0HUPuprZXTRKGDUfvWtUblG+wik/se71PTj+Fa8kJHOGkIsrCjl7s ctD+itsc6qgxuGpT8aZphVFubsbcSwP8R5LZBRATFH6fq2LKrd5vBgFplNrdGMZHufCS S5PM8Ef5Jx9cWkqDIp79S6HDwz231lB+RvPZW4xuOmJIbrXnL5wO4Gzd2Or9IYLvsvKo v4E7iw6Qw6s/0/9xuYxCmAHfQ/DAaIISI/QkLblcwa+M+KQfRWUs25l9KUghnglTdtIm JFrjlcUWxxGDghogqctco3lP0l5OWgwayJUDbk4awhsYFHACexIBvY9qJSKcMuwXi57g 7xHQ== X-Forwarded-Encrypted: i=1; AHgh+RpyfMvUntEiQ1rsq+Nh+Bdxr5IStOUHWIivvmA7y/O8DtQziH7hpRzipVm2gdhODQXKQYsdt955djntzSc=@vger.kernel.org X-Gm-Message-State: AOJu0YyIm285NlITQSf++5WDaZxJPZwRtyv3pGOhCeaXPAMFklqECVN1 944veq3chVzkZJCf71wxzB+pAgK+BphRvznV78FdJ4xwdR6lUImkUVmSBwollxK5vAwlzSteiC/ MFRkfGDe3b+MNP19gvTH45CUT73jJGkmDdhdV+DecC4vSlkNEvtHpkNjE/dHM4feRBPo= X-Gm-Gg: AR+sD119e99R0DV0gyOQgbihvOxZcZIllqRxJh6fJBpo1e0fJDrNFOSMpSIIZuxj2NR L5tBro8rMaX7ggIAqpB03PjxGd/vJ7+P1j9SLDw+jhCnPEKNvfihN20aPcknA17QtuBfIqlLWZS fxUwOLR36r/duWehw1wFN9V/8dr52wkmi+ffTXUtI49vh2gincuK0AC2rYRKKHHP2BtJ6xEoxsI xXIcTshUmo49wsb+8jd6SzL1IgzQnS8qr9iNFdClUMSTZGBd4Kl1NpYK7YU846A7Aifbujqg9GC 2mq7fOpWC2ovRZnP+nPWBNxKOJ7v2jWkvf7oc+damoQXiPQhnFlahzxxrH+ML6huJudAb2Ci6zN iR4ral2FQ/j95J8uzkvDmrK+WcrUXnif/ZvUGJMYjgSpl2SqqIMw/eKrA55ANgDs= X-Received: by 2002:a17:90b:50:b0:37e:a09:2640 with SMTP id 98e67ed59e1d1-38ec64958fcmr7225497a91.7.1784888204997; Fri, 24 Jul 2026 03:16:44 -0700 (PDT) X-Received: by 2002:a17:90b:50:b0:37e:a09:2640 with SMTP id 98e67ed59e1d1-38ec64958fcmr7225457a91.7.1784888204563; Fri, 24 Jul 2026 03:16:44 -0700 (PDT) Received: from jiegan-gv.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-38f041b8be9sm1222644a91.14.2026.07.24.03.16.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 24 Jul 2026 03:16:44 -0700 (PDT) From: Jie Gan Date: Fri, 24 Jul 2026 18:16:11 +0800 Subject: [PATCH v6 1/2] dt-bindings: arm: qcom,coresight-ctcu: Add Shikra Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260724-add-coresight-nodes-for-shikra-v6-1-8b0d7300be41@oss.qualcomm.com> References: <20260724-add-coresight-nodes-for-shikra-v6-0-8b0d7300be41@oss.qualcomm.com> In-Reply-To: <20260724-add-coresight-nodes-for-shikra-v6-0-8b0d7300be41@oss.qualcomm.com> To: Suzuki K Poulose , Mike Leach , James Clark , Leo Yan , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Yuanfang Zhang , Mao Jinlong , Jie Gan , Bjorn Andersson , Konrad Dybcio , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: linux-arm-msm@vger.kernel.org, coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.14.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784888190; l=1029; i=jie.gan@oss.qualcomm.com; s=20250909; h=from:subject:message-id; bh=sxOC8xu4+m1gOg7xJPQ7uKnbuitLxFxJAsNfgIHFSKs=; b=BYz9ywskpOAB/O9fwTJzkLchmrShVsip0YeJ6w5YWNgAwJkz+4UoY9wyiQMutKruxYFKxp8er kyCYMg/Y5uFCKyrpe1WVLEuM/ZrnsNR8da+yvCDg2dZXcD/H5P8Mh5D X-Developer-Key: i=jie.gan@oss.qualcomm.com; a=ed25519; pk=3LxxUZRPCNkvPDlWOvXfJNqNO4SfGdy3eghMb8puHuk= X-Proofpoint-Spam-Info: AW1haW4tMjYwNzI0MDA5MyBTYWx0ZWRfXzOj0RYkzFaKS dCCkb4TkfWGvVIPW4ZfbRzgmmdDpJ2lSmqImMTDdFQMuIQ4pTsTcpPsuSZwpccyNy+AqNVVo7Nc B38NTi/v1q8U4RO6t228XlNmRT+9SXE= X-Authority-Analysis: v=2.4 cv=Rtz16imK c=1 sm=1 tr=0 ts=6a633b8e cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=ILLKxz7CyoOsuA973zsA:9 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-GUID: 1FoSFb_mSiYjy0LUmb9uhAmzTs1T8om1 X-Proofpoint-ORIG-GUID: 1FoSFb_mSiYjy0LUmb9uhAmzTs1T8om1 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzI0MDA5MyBTYWx0ZWRfXzUEytAGgoLMw X1mmZoolc3w5KVa5Jw0FzpKCBILzl+SAD4MOezoIFDrGANuYqLonvDB1+oXaNn4MkzYDWSgNwE2 aOPCHfr7TEE9iGuzHOaPLhNATronPWsc8Te2XXcckFyVCP3J5h67Ge8L69KJptYnn/WwTWTeC8/ 6smlTS/Wn7X27XlO4cWB3PkLYCnrTjWEj5KVwssCW9xIreSypTqI/rUOP01zZo9f3ddyJTAJSVR NNAHDKsj1bo/JSahc7ZpILe3pZtqYgWDRCDppZ/SNoa9L+8qUtnA+9850F4m72cQhyl3M6dgtRt XGokmp3Gf5W4bLkN8FkS3QNE1ezec5w2f5tTunFeuXUIx8StFxtT/ZLt+1L9c0LtnuH8AYtHm6p 8c+7vjWrqxto4uoLspEvx/VTfZQUXVn3i0Qh8sZQS23iQIIsf7HBROyisS35MusKI/r4niIze/z vUgAlJIT7W8WePsBq2g== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-24_02,2026-07-22_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 phishscore=0 priorityscore=1501 suspectscore=0 lowpriorityscore=0 bulkscore=0 spamscore=0 malwarescore=0 clxscore=1015 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607240093 The CTCU device for the Shikra shares the same configurations as SA8775p. Add a fallback to enable the CTCU for the Shikra to utilize the compatible of the SA8775p. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Jie Gan --- Documentation/devicetree/bindings/arm/qcom,coresight-ctcu.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/qcom,coresight-ctcu.yaml= b/Documentation/devicetree/bindings/arm/qcom,coresight-ctcu.yaml index f3f3feac4ce2..335a8e1a5a9e 100644 --- a/Documentation/devicetree/bindings/arm/qcom,coresight-ctcu.yaml +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-ctcu.yaml @@ -32,6 +32,7 @@ properties: - qcom,glymur-ctcu - qcom,kaanapali-ctcu - qcom,qcs8300-ctcu + - qcom,shikra-ctcu - qcom,sm8750-ctcu - qcom,x1e80100-ctcu - const: qcom,sa8775p-ctcu --=20 2.34.1 From nobody Fri Jul 24 21:54:40 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4EA4741684A for ; Fri, 24 Jul 2026 10:16:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784888221; cv=none; b=X0+aAcJrsazL8bR4PONL/tnkzBOjzCrROoRvuDq9AaoakwGZGCwG5iPZ3ZTN8+0Yn2AhbDEqGmYOXUA2FgMe6A/wxg78WsUrbKJVZpEHSMYF+cEUB+6G++qm3xLeyqcc6ZSrRk0VrFXXJiMFYG1H5fR+EYUgzkjqBQaLEX8R9PI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784888221; c=relaxed/simple; bh=5e2C9qfvlS3JhdvmFR4zf9nUG/slUWBkPyS3jiTOtXM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gxT7fWbhcDCfFAnSNR6VVBf1QbTqHjZTzC0ncunMa3E3/RzATu/SoCse9rvspsEVfSCsHP2BAfKAf0gmqVYuapv0p53xAtZHDEcvP1nqf+RitCyGO7di6hKALuBNQ8/eG0azK2BEqNS95EBazwOlNXBqk9c4WHfH8ZnhtlfzywA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=U56uVGYG; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ITN18LnF; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="U56uVGYG"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ITN18LnF" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66OADZ3U2720677 for ; Fri, 24 Jul 2026 10:16:54 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= JFpSfcNGZXvCe1W2gHcmiME2ychkFF21851bV7l6z8E=; b=U56uVGYGteQy9gSS g9kwXrtYnn8KpbsoTkYuuonPebv9HjOd5lIDXwCpeAKWjiIhzCIdWBjtA9pWTRlI uZWOEJzdAU5BbNRYggRCFaMI28QNnV4YK3KWXzAGLcJsdZWMHaRzmM3iDqsonFiS yvJy18ytnhJq79isRKyHuboyRMl9YFNEwDV7XotgyC9+QuftBjs1tyimKXwU6KRw wjS64GuopVpaWeXh8NxckIqqyII+pygSeQntpT59qJlOqxNX2hiYuS2tMS9WkYOj ZEb2zsnCoWUObp1RavRggaedUakG+2yH5RrUQ9ZQmu4fsTUt17LH5Wj1oB/gy9nk eS9c7w== Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fm5yag1mf-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 24 Jul 2026 10:16:53 +0000 (GMT) Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-38e11baa66eso305504a91.2 for ; Fri, 24 Jul 2026 03:16:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784888213; x=1785493013; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=JFpSfcNGZXvCe1W2gHcmiME2ychkFF21851bV7l6z8E=; b=ITN18LnFjfps+NFiEgh+3IeS3LcLZ2Vo5FubgAv1G35hIj27qfnWwvzAcupYURkswi Z0pmt/TpOOm1ONgwXMqMdT8cpe82riJCLKaXMIqqq5/N1q1FXCKSb+/6SpWzBdlaftQ+ TMWQfA6as/1IiZyBim6WP/0TyFGVeEhEmAnkz5FjPOH2mhuHf5D1jRtXWXwzv+yivV5D iiCPBkYmkiPEE6mLsXBPQI5sGd+vELY5Dkq/6x1fGaiaVns0qAZRyxnWIdh5i1CH/+7D X8y4XHVSXUs3BhCxm9SqMQT6sOr56AC6NVaszgmwwDVqI9U/eyXeY5IwhoCF3sfVDQ0S 9hXQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784888213; x=1785493013; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=JFpSfcNGZXvCe1W2gHcmiME2ychkFF21851bV7l6z8E=; b=sR62LNcSV8QwWF/wl9n4RrMzhAegdadsFbnOZaMpEqMareBFZuPWTad0F+hqP7cXsm nWPgS/dQln1Yg2NW7dJPV3n4D0FOulKQRp5DwnMPGsQcY+l+ctoy6B3mGLN05UhU4quN t70QWaWDgcbmsb0Ly8/yAkGjd9/h+zLXul0CJcNRGY41718pNowLtbtdHfBwBQEZNA7Z a0SECt9+ZdDo1XIR8rNesMg1FgtHEtZonrmD8BHeVc4TPI4ohQb3UcM7DqCxlvclirs7 YWmjPhUq2MJK3v47S6i09u5cJTrhNlRpxSqCLy9t0G+j9TsK6hVCN5CqD9wPTAhZpmK3 CUsg== X-Forwarded-Encrypted: i=1; AHgh+RqvIC+t68SXIJmjQ6/v+8CeRTPJFADTIKBEyQhHQDEJtqxS4HjyPNEDg8gIxcCfo6Z/kV42iV12TzsWOZM=@vger.kernel.org X-Gm-Message-State: AOJu0YyR00vWCcCghVSNatLEe1hz7TaZEvINgFD2YHMPGP7ow3tRZPso zPUXKkLjaN1rP2gGpNBLS2lqmbL96TtlNDaTALZazETWb5jYVYQsTb37ugOk+gIMK/Xb1kdEroX bySH0PmcGOouJKCSLnyh6u2jsQJwNOIUg82Zdmdso/FHYv6cHevCJHAFGkypoWAONxYg= X-Gm-Gg: AR+sD12UVgai26DzsAqwoQDwPCubWk/9aY1DzFqyUT7sqUeGINR7PPf/upUfdsS28K7 YM2V5H3TjOJLT0qGChKhDUomLTEy4m2PPsGEw1Ln3umyPV2KVTSKllmAXDLbTz6FoN44w/vGvxr yrn+ANiNDo3t7mUVVap2XQBuytoiZYuaV8T3h7VYTncKLk6MkIbMDbDP+rIIWl17r8IoPCrHpDp JFRfCjFW83DrYzTQr9inKAHSztrPgQH6TsESrKKjNxL0Uel3XP6pShFZooPRWQyOgRYz90+RTwh 2m2CFrJ+n9aZgcuTCibQqCvaRuQXVe3nI8G5byCKmY/lSguwONK/QqNZZaCsm0xdeJaWN1ohD1n AtToMfr2nbzRmUC9wX+r+agRWDrI+TCZovdi4fLGWYw5BTX/mDJlSi9aF3nJ5o/Q= X-Received: by 2002:a17:90a:d887:b0:387:e0db:bc2b with SMTP id 98e67ed59e1d1-38ec661c2bemr6630044a91.43.1784888212671; Fri, 24 Jul 2026 03:16:52 -0700 (PDT) X-Received: by 2002:a17:90a:d887:b0:387:e0db:bc2b with SMTP id 98e67ed59e1d1-38ec661c2bemr6629987a91.43.1784888211998; Fri, 24 Jul 2026 03:16:51 -0700 (PDT) Received: from jiegan-gv.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-38f041b8be9sm1222644a91.14.2026.07.24.03.16.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 24 Jul 2026 03:16:51 -0700 (PDT) From: Jie Gan Date: Fri, 24 Jul 2026 18:16:12 +0800 Subject: [PATCH v6 2/2] arm64: dts: qcom: shikra: Add coresight nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260724-add-coresight-nodes-for-shikra-v6-2-8b0d7300be41@oss.qualcomm.com> References: <20260724-add-coresight-nodes-for-shikra-v6-0-8b0d7300be41@oss.qualcomm.com> In-Reply-To: <20260724-add-coresight-nodes-for-shikra-v6-0-8b0d7300be41@oss.qualcomm.com> To: Suzuki K Poulose , Mike Leach , James Clark , Leo Yan , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Yuanfang Zhang , Mao Jinlong , Jie Gan , Bjorn Andersson , Konrad Dybcio , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: linux-arm-msm@vger.kernel.org, coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Konrad Dybcio X-Mailer: b4 0.14.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784888190; l=27571; i=jie.gan@oss.qualcomm.com; s=20250909; h=from:subject:message-id; bh=5e2C9qfvlS3JhdvmFR4zf9nUG/slUWBkPyS3jiTOtXM=; b=3Z1vX6qdFDzC9vec+zbKRhGRK26bkQ2TTBee572ncKcKqZhDqM11Fj/hT/BpGbPBFYu3uUkre gUynopijq4PCSur4o1QuqRBmRjCq5GdaEpjdWSrdJlEBacdaOlaIBoL X-Developer-Key: i=jie.gan@oss.qualcomm.com; a=ed25519; pk=3LxxUZRPCNkvPDlWOvXfJNqNO4SfGdy3eghMb8puHuk= X-Proofpoint-Spam-Info: AW1haW4tMjYwNzI0MDA5MyBTYWx0ZWRfX4P/BOYVXdY0a m3tuU27p2SsiADbcc3tkyXucPXZ69Y1ZwgAGfXQEnLuyBtEuS+UChTcilwlSL0uvgLbBoFQCJsT tt7Hztdt3QFGNRNYhyUhQulok5lwVQo= X-Authority-Analysis: v=2.4 cv=Rtz16imK c=1 sm=1 tr=0 ts=6a633b96 cx=c_pps a=0uOsjrqzRL749jD1oC5vDA==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=cwPG6XMBaqf5cbKo9vYA:9 a=6PrL1bzTSInMHGBt:21 a=QEXdDO2ut3YA:10 a=mQ_c8vxmzFEMiUWkPHU9:22 X-Proofpoint-GUID: frUxQb3adm1By__0DDP0_Gn6x2RjNQYl X-Proofpoint-ORIG-GUID: frUxQb3adm1By__0DDP0_Gn6x2RjNQYl X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzI0MDA5MyBTYWx0ZWRfX5/2hFzBOssYs vRbECKVWKmgqxZ6kctadlEUU/IPq4jaWqeKHz81ZgQQ/YO2ZesTei6c0N0emKEiqsZuG9kWr2Pb pBDKoHOElnBJVYdSQ84E9XeYIAjMmuBvbDT0gpk93jJueedWBrQQeaTZQlu74vq/T7QvWAaJRep 1fQskCvZA24NYVIVoTjDskNL7vm0aoYJsUz4SDnyKXA9Dmpo+NDaNsR0XHuoX/Jl+8nPq3nx2Kt wxY6Lri6Jr4nVOTVlEXeWFxHn2suAC8b6R/RoJcijkkXUP+3fGkEVBFXg+1TJTNbhVT0AdnGdC+ jr1XTBnjYyLw0eJHXNSw6muyz9ZLXTRUhLhRItmy3MoJ95w13befNdHNpXk7N+hlTMcIa/z0ctr QPq3YvAqHmAA46RPmoaKkf9vwoetITG1LqZ+PAcGlj94W/SGA0566TVEJE41kryeMpmJm+jZ4sR SqcT7X2iLSJuccKGT4g== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-24_02,2026-07-22_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 phishscore=0 priorityscore=1501 suspectscore=0 lowpriorityscore=0 bulkscore=0 spamscore=0 malwarescore=0 clxscore=1015 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607240093 Add DT nodes for the CoreSight debug and trace subsystem on Qualcomm Shikra SoC. Reviewed-by: Konrad Dybcio Signed-off-by: Jie Gan --- arch/arm64/boot/dts/qcom/shikra.dtsi | 1295 ++++++++++++++++++++++++++++++= ++++ 1 file changed, 1295 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index 4e5bc9e17c8e..2352c830b6a5 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -113,6 +113,103 @@ l3: l3-cache { }; }; =20 + dummy-eud { + compatible =3D "arm,coresight-dummy-sink"; + + label =3D "eud"; + + in-ports { + port { + eud_in: endpoint { + remote-endpoint =3D <&replicator_eud_out1>; + }; + }; + }; + }; + + etm0 { + compatible =3D "arm,coresight-etm4x-sysreg"; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + cpu =3D <&cpu0>; + qcom,skip-power-up; + + out-ports { + port { + etm0_out: endpoint { + remote-endpoint =3D <&funnel_cpuss0_in0>; + }; + }; + }; + }; + + etm0-modem { + compatible =3D "arm,coresight-dummy-source"; + + label =3D "modem_etm0"; + arm,static-trace-id =3D <36>; + + out-ports { + port { + modem_etm0_out: endpoint { + remote-endpoint =3D <&funnel_in1_in4>; + }; + }; + }; + }; + + etm1 { + compatible =3D "arm,coresight-etm4x-sysreg"; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + cpu =3D <&cpu1>; + qcom,skip-power-up; + + out-ports { + port { + etm1_out: endpoint { + remote-endpoint =3D <&funnel_cpuss0_in1>; + }; + }; + }; + }; + + etm2 { + compatible =3D "arm,coresight-etm4x-sysreg"; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + cpu =3D <&cpu2>; + qcom,skip-power-up; + + out-ports { + port { + etm2_out: endpoint { + remote-endpoint =3D <&funnel_cpuss0_in2>; + }; + }; + }; + }; + + etm3 { + compatible =3D "arm,coresight-etm4x-sysreg"; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + cpu =3D <&cpu3>; + qcom,skip-power-up; + + out-ports { + port { + etm3_out: endpoint { + remote-endpoint =3D <&funnel_cpuss0_in3>; + }; + }; + }; + }; + firmware { scm { compatible =3D "qcom,scm-shikra", "qcom,scm"; @@ -640,6 +737,1189 @@ &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, }; }; =20 + ctcu@8001000 { + compatible =3D "qcom,shikra-ctcu", "qcom,sa8775p-ctcu"; + reg =3D <0x0 0x08001000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb"; + + in-ports { + port { + ctcu_in0: endpoint { + remote-endpoint =3D <&etr0_out>; + }; + }; + }; + }; + + stm@8002000 { + compatible =3D "arm,coresight-stm", "arm,primecell"; + reg =3D <0x0 0x08002000 0x0 0x1000>, + <0x0 0x0e280000 0x0 0x180000>; + reg-names =3D "stm-base", + "stm-stimulus-base"; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + stm_out: endpoint { + remote-endpoint =3D <&funnel_in0_in7>; + }; + }; + }; + }; + + tpdm@8003000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08003000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_dcc"; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_dcc_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in0>; + }; + }; + }; + }; + + tpda@8004000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x08004000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + tpda_qdss_in0: endpoint { + remote-endpoint =3D <&tpdm_dcc_out>; + }; + }; + + port@1 { + reg =3D <1>; + + tpda_qdss_in1: endpoint { + remote-endpoint =3D <&tpdm_spdm_out>; + }; + }; + }; + + out-ports { + port { + tpda_qdss_out: endpoint { + remote-endpoint =3D <&funnel_in0_in6>; + }; + }; + }; + }; + + tpdm@800f000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x0800f000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_spdm"; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_spdm_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in1>; + }; + }; + }; + }; + + funnel@8041000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x08041000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@5 { + reg =3D <5>; + + funnel_in0_in5: endpoint { + remote-endpoint =3D <&snoc_out>; + }; + }; + + port@6 { + reg =3D <6>; + + funnel_in0_in6: endpoint { + remote-endpoint =3D <&tpda_qdss_out>; + }; + }; + + port@7 { + reg =3D <7>; + + funnel_in0_in7: endpoint { + remote-endpoint =3D <&stm_out>; + }; + }; + }; + + out-ports { + port { + funnel_in0_out: endpoint { + remote-endpoint =3D <&funnel_merg_in0>; + }; + }; + }; + }; + + funnel@8042000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x08042000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@1 { + reg =3D <1>; + + funnel_in1_in1: endpoint { + remote-endpoint =3D <&tpda_aodbg_out>; + }; + }; + + port@4 { + reg =3D <4>; + + funnel_in1_in4: endpoint { + remote-endpoint =3D <&modem_etm0_out>; + }; + }; + + port@6 { + reg =3D <6>; + + funnel_in1_in6: endpoint { + remote-endpoint =3D <&funnel_cpuss1_out>; + }; + }; + + port@7 { + reg =3D <7>; + + funnel_in1_in7: endpoint { + remote-endpoint =3D <&funnel_center_out>; + }; + }; + }; + + out-ports { + port { + funnel_in1_out: endpoint { + remote-endpoint =3D <&funnel_merg_in1>; + }; + }; + }; + }; + + funnel@8045000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x08045000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + funnel_merg_in0: endpoint { + remote-endpoint =3D <&funnel_in0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + funnel_merg_in1: endpoint { + remote-endpoint =3D <&funnel_in1_out>; + }; + }; + }; + + out-ports { + port { + funnel_merg_out: endpoint { + remote-endpoint =3D <&tmc_etf_in>; + }; + }; + }; + }; + + replicator@8046000 { + compatible =3D "arm,coresight-dynamic-replicator", "arm,primecell"; + reg =3D <0x0 0x08046000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + replicator_qdss_in: endpoint { + remote-endpoint =3D <&tmc_etf_out>; + }; + }; + }; + + out-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + replicator_qdss_out0: endpoint { + remote-endpoint =3D <&etr0_in>; + }; + }; + + port@1 { + reg =3D <1>; + + replicator_qdss_out1: endpoint { + remote-endpoint =3D <&replicator_eud_in>; + }; + }; + }; + }; + + tmc@8047000 { + compatible =3D "arm,coresight-tmc", "arm,primecell"; + reg =3D <0x0 0x08047000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + tmc_etf_in: endpoint { + remote-endpoint =3D <&funnel_merg_out>; + }; + }; + }; + + out-ports { + port { + tmc_etf_out: endpoint { + remote-endpoint =3D <&replicator_qdss_in>; + }; + }; + }; + }; + + tmc@8048000 { + compatible =3D "arm,coresight-tmc", "arm,primecell"; + reg =3D <0x0 0x08048000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + iommus =3D <&apps_smmu 0x0160 0x0>; + arm,scatter-gather; + + in-ports { + port { + etr0_in: endpoint { + remote-endpoint =3D <&replicator_qdss_out0>; + }; + }; + }; + + out-ports { + port { + etr0_out: endpoint { + remote-endpoint =3D <&ctcu_in0>; + }; + }; + }; + }; + + replicator@804a000 { + compatible =3D "arm,coresight-dynamic-replicator", "arm,primecell"; + reg =3D <0x0 0x0804a000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + replicator_eud_in: endpoint { + remote-endpoint =3D <&replicator_qdss_out1>; + }; + }; + }; + + out-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@1 { + reg =3D <1>; + + replicator_eud_out1: endpoint { + remote-endpoint =3D <&eud_in>; + }; + }; + }; + }; + + tpdm@8800000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08800000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_cdsp"; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <4>; + + out-ports { + port { + tpdm_cdsp_out: endpoint { + remote-endpoint =3D <&funnel_cdsp_in0>; + }; + }; + }; + }; + + funnel@8801000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x08801000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + funnel_cdsp_in0: endpoint { + remote-endpoint =3D <&tpdm_cdsp_out>; + }; + }; + }; + + out-ports { + port { + funnel_cdsp_out0: endpoint { + remote-endpoint =3D <&tpda_center_in3>; + }; + }; + }; + }; + + cti@8807000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08807000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_turing_q6"; + }; + + cti@8833000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08833000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_mss_q6"; + }; + + tpdm@8840000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08840000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_vsense"; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_vsense_out: endpoint { + remote-endpoint =3D <&tpda_center_in6>; + }; + }; + }; + }; + + tpdm@8844000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08844000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_dlct_1"; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_dlct_1_out: endpoint { + remote-endpoint =3D <&tpda_center_in13>; + }; + }; + }; + }; + + tpda@8845000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x08845000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + tpda_center_in0: endpoint { + remote-endpoint =3D <&funnel_mcu_out>; + }; + }; + + port@2 { + reg =3D <2>; + + tpda_center_in2: endpoint { + remote-endpoint =3D <&tpdm_dlct_out>; + }; + }; + + port@3 { + reg =3D <3>; + + tpda_center_in3: endpoint { + remote-endpoint =3D <&funnel_cdsp_out0>; + }; + }; + + port@4 { + reg =3D <4>; + + tpda_center_in4: endpoint { + remote-endpoint =3D <&funnel_ddr_out0>; + }; + }; + + port@6 { + reg =3D <6>; + + tpda_center_in6: endpoint { + remote-endpoint =3D <&tpdm_vsense_out>; + }; + }; + + port@7 { + reg =3D <7>; + + tpda_center_in7: endpoint { + remote-endpoint =3D <&tpdm_prng_out>; + }; + }; + + port@8 { + reg =3D <8>; + + tpda_center_in8: endpoint { + remote-endpoint =3D <&tpdm_west_out>; + }; + }; + + port@9 { + reg =3D <9>; + + tpda_center_in9: endpoint { + remote-endpoint =3D <&tpdm_qm_out>; + }; + }; + + port@a { + reg =3D <0xa>; + + tpda_center_in10: endpoint { + remote-endpoint =3D <&tpdm_pimem_out>; + }; + }; + + port@d { + reg =3D <0xd>; + + tpda_center_in13: endpoint { + remote-endpoint =3D <&tpdm_dlct_1_out>; + }; + }; + }; + + out-ports { + port { + tpda_center_out: endpoint { + remote-endpoint =3D <&funnel_center_in0>; + }; + }; + }; + }; + + funnel@8846000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x08846000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + funnel_center_in0: endpoint { + remote-endpoint =3D <&tpda_center_out>; + }; + }; + }; + + out-ports { + port { + funnel_center_out: endpoint { + remote-endpoint =3D <&funnel_in1_in7>; + }; + }; + }; + }; + + tpdm@884c000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x0884c000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_prng"; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_prng_out: endpoint { + remote-endpoint =3D <&tpda_center_in7>; + }; + }; + }; + }; + + tpdm@8850000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08850000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_pimem"; + qcom,cmb-element-bits =3D <64>; + qcom,dsb-element-bits =3D <32>; + + out-ports { + port { + tpdm_pimem_out: endpoint { + remote-endpoint =3D <&tpda_center_in10>; + }; + }; + }; + }; + + tpdm@8980000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08980000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_mcu"; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <16>; + + out-ports { + port { + tpdm_mcu_out: endpoint { + remote-endpoint =3D <&funnel_mcu_in0>; + }; + }; + }; + }; + + funnel@8982000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x08982000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + funnel_mcu_in0: endpoint { + remote-endpoint =3D <&tpdm_mcu_out>; + }; + }; + }; + + out-ports { + port { + funnel_mcu_out: endpoint { + remote-endpoint =3D <&tpda_center_in0>; + }; + }; + }; + }; + + tpdm@89d0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x089d0000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_qm"; + qcom,dsb-element-bits =3D <32>; + + out-ports { + port { + tpdm_qm_out: endpoint { + remote-endpoint =3D <&tpda_center_in9>; + }; + }; + }; + }; + + tpdm@8a01000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08a01000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_mapss"; + qcom,cmb-element-bits =3D <32>; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <16>; + + out-ports { + port { + tpdm_mapss_out: endpoint { + remote-endpoint =3D <&tpda_aodbg_in>; + }; + }; + }; + }; + + cti@8a02000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08a02000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_mapss"; + }; + + tpda@8a04000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x08a04000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + tpda_aodbg_in: endpoint { + remote-endpoint =3D <&tpdm_mapss_out>; + }; + }; + }; + + out-ports { + port { + tpda_aodbg_out: endpoint { + remote-endpoint =3D <&funnel_in1_in1>; + }; + }; + }; + }; + + tpdm@8a58000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08a58000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_west"; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <16>; + + out-ports { + port { + tpdm_west_out: endpoint { + remote-endpoint =3D <&tpda_center_in8>; + }; + }; + }; + }; + + cti@8b30000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08b30000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_cortex_m3"; + }; + + tpdm@8b58000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08b58000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_dlct"; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <16>; + + out-ports { + port { + tpdm_dlct_out: endpoint { + remote-endpoint =3D <&tpda_center_in2>; + }; + }; + }; + }; + + cti@8b59000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08b59000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_dlct_0"; + }; + + cti@8b5a000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08b5a000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_dlct_1"; + }; + + cti@8b5b000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08b5b000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_dlct_2"; + }; + + cti@8b5c000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08b5c000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_dlct_3"; + }; + + tpdm@8b60000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08b60000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_ddr"; + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <1>; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_ddr_out: endpoint { + remote-endpoint =3D <&funnel_ddr_in0>; + }; + }; + }; + }; + + cti@8b62000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08b62000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_ddr_dl_0"; + }; + + funnel@8b65000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x08b65000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + funnel_ddr_in0: endpoint { + remote-endpoint =3D <&tpdm_ddr_out>; + }; + }; + }; + + out-ports { + port { + funnel_ddr_out0: endpoint { + remote-endpoint =3D <&tpda_center_in4>; + }; + }; + }; + }; + + cti@8b70000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08b70000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_ddr_dl_0_1"; + }; + + cti@8b71000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08b71000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_ddr_dl_1_1"; + }; + + cti@9020000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x09020000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_apss_pe0"; + }; + + cti@90e0000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x090e0000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_apss_cluster"; + }; + + cti@9120000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x09120000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_apss_pe1"; + }; + + cti@9220000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x09220000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_apss_pe2"; + }; + + cti@9320000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x09320000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_apss_pe3"; + }; + + funnel@9800000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x09800000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + funnel_cpuss0_in0: endpoint { + remote-endpoint =3D <&etm0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + funnel_cpuss0_in1: endpoint { + remote-endpoint =3D <&etm1_out>; + }; + }; + + port@2 { + reg =3D <2>; + + funnel_cpuss0_in2: endpoint { + remote-endpoint =3D <&etm2_out>; + }; + }; + + port@3 { + reg =3D <3>; + + funnel_cpuss0_in3: endpoint { + remote-endpoint =3D <&etm3_out>; + }; + }; + }; + + out-ports { + port { + funnel_cpuss0_out: endpoint { + remote-endpoint =3D <&funnel_cpuss1_in0>; + }; + }; + }; + }; + + funnel@9810000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x09810000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + funnel_cpuss1_in0: endpoint { + remote-endpoint =3D <&funnel_cpuss0_out>; + }; + }; + + port@3 { + reg =3D <3>; + + funnel_cpuss1_in3: endpoint { + remote-endpoint =3D <&tpda_apss_out>; + }; + }; + }; + + out-ports { + port { + funnel_cpuss1_out: endpoint { + remote-endpoint =3D <&funnel_in1_in6>; + }; + }; + }; + }; + + cti@982b000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x0982b000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_riscv"; + }; + + tpdm@9860000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x09860000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_actpm"; + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <1>; + + out-ports { + port { + tpdm_actpm_out: endpoint { + remote-endpoint =3D <&tpda_apss_in2>; + }; + }; + }; + }; + + tpdm@9861000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x09861000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_hwe"; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_hwe_out: endpoint { + remote-endpoint =3D <&tpda_apss_in3>; + }; + }; + }; + }; + + tpda@9863000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x09863000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + tpda_apss_in0: endpoint { + remote-endpoint =3D <&tpdm_llm_silver_out>; + }; + }; + + port@2 { + reg =3D <2>; + + tpda_apss_in2: endpoint { + remote-endpoint =3D <&tpdm_actpm_out>; + }; + }; + + port@3 { + reg =3D <3>; + + tpda_apss_in3: endpoint { + remote-endpoint =3D <&tpdm_hwe_out>; + }; + }; + }; + + out-ports { + port { + tpda_apss_out: endpoint { + remote-endpoint =3D <&funnel_cpuss1_in3>; + }; + }; + }; + }; + + tpdm@98a0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x098a0000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_llm_silver"; + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <12>; + + out-ports { + port { + tpdm_llm_silver_out: endpoint { + remote-endpoint =3D <&tpda_apss_in0>; + }; + }; + }; + }; + + cti@98e0000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x098e0000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_apss_0"; + }; + + cti@98f0000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x098f0000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_apss_1"; + }; + + cti@9900000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x09900000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_apss_2"; + }; + sram@c11e000 { compatible =3D "qcom,shikra-imem", "mmio-sram"; reg =3D <0x0 0x0c11e000 0x0 0x1000>; @@ -831,6 +2111,21 @@ frame@f42d000 { }; }; =20 + snoc { + compatible =3D "arm,coresight-dummy-source"; + + label =3D "snoc"; + arm,static-trace-id =3D <18>; + + out-ports { + port { + snoc_out: endpoint { + remote-endpoint =3D <&funnel_in0_in5>; + }; + }; + }; + }; + timer { compatible =3D "arm,armv8-timer"; =20 --=20 2.34.1