From nobody Fri Jul 24 21:53:24 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F188E40B11A for ; Thu, 23 Jul 2026 08:48:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784796539; cv=none; b=A27imMSk0UX1VnFVnNI2X9UrexpqX/b0x9tzVpT9m7yxlrgfzrkOg9Q5hODvYZQET2r5ekq+3JnfbWv9BbbF8vCyri8FhMZ4g60IswUO75+GZx9QyqPnooxUgBQRPgkCY3G6AE5IVAGd1GR7iOI+cx9Q+jHRiFZ25VZ+IYxO428= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784796539; c=relaxed/simple; bh=c2LN6f96msWjvohhaAuvIiCJa69vgYDU+FofHPn6VKA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=pKoE2Ey9cCb99m/hf/vzPD5JrFDmy3+bjMrLkuY8RInLsmdL9EQDj/lCfxZTKUB4epBn2biNhpl28s46Qp7lBFplYWK/fV/w08Sm8/bbCkvqRq1dAzUZFpfX1rhYnHX8SReFx9tF2rKSTBcAPUt+ID3nRliz29ILlixT18fuJuQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=eYjEj5kq; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=MqMMajmi; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="eYjEj5kq"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="MqMMajmi" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66N7BbQm3372255 for ; Thu, 23 Jul 2026 08:48:55 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=BlIAKmpBNkm fiGig3OcOdNp1wNn+DxRTEfW9DrwlMq4=; b=eYjEj5kq2w0XXJJoebZdw7WvCwV f/9STu8ThTIh3iwCDCNWrvr4VXNQGAjJtfPn7zAzuYcM2HZ+WfaIcBNjqg5DNTuf TCo80XLxL0c8AuyXABXX4NTgMHumiFHDbJGnLBkyOrkHHiGdUQf0NmQgVJRiRAGt 7sE/AWkxCxw51wwyANk96hHWAabTyWiiZmr5Ktos1pCTd4GZ4thSurm3ykz47kVO +OJTTEjsHBECiVeLYZOMV7cu950f4IWIUisZHXjvAlAHqpcl8GRWBHOloSYUrKMI YUjgpFcdrqi+z0zUn1nj6i95dq1BF4TwKql1D3gvtbmv4avgVk0XhlN2CwA== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fke7qgd7x-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 23 Jul 2026 08:48:55 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-38dbf293831so1105692a91.3 for ; Thu, 23 Jul 2026 01:48:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784796535; x=1785401335; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=BlIAKmpBNkmfiGig3OcOdNp1wNn+DxRTEfW9DrwlMq4=; b=MqMMajmine+LQt77zKSrZIb3uFPeHNLzRNwmgVlf2yjywfQFgJIKpv3yOatOiBACKp 3xjPshepZ8m0jvnW2Ube2iYyIYU/cml4z3SkQ7EXkPuBN+WgckC6aLZNmeU7HDjY622a VGNL9LDHdEqX60s/X7BmkodmUqb0ewLTp3YXBp5xUasWtbeb6jliNCPNSpPB/RNKLjrp 6yFpG3TYPfiiGME4y3i8Oduh0DAOdwWz39fHbMdEI7pt6fws7DJAGUdnpOcr3612osYo y5EUUHI4RHAohy6vTGEI0BYU8c5FJ9lIpbxJIzOBFkKTdBPTNncZAwEjOQ/cOkncu8mw cOIA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784796535; x=1785401335; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=BlIAKmpBNkmfiGig3OcOdNp1wNn+DxRTEfW9DrwlMq4=; b=aiPiVqc2jzvNMJn5VwT1kYiHdNuFauVZ9L5s7mUxWEoWBkrkL53GBpaD8JC6MVg2ae a5ghd6cKBIQhY0VXLmNS5IQiTspluAf2JOT/IHd6UwSnsKufRmyYrbI88M4xC/27fosc 7ornFv0LBDWWPfE3KT3h0TAyDLePzbLu5SPpWilYp9Iv1oiP2NAZ/9dtIJrCOCfMZXKB ccbkYzQYe7BrOgq7S3JjieIL39LcUL7BncqCJCFPiFNmL86juTgNl+lHRiRyAat5Lz9+ 4fpbnnxjxVBMWUF31EEH2BtsyIZJ1DS4Wac17IoD6dMUD616qhEoopGeUy1C9b9OfN99 +lrw== X-Forwarded-Encrypted: i=1; AHgh+RoGqqSUHE+byq2TO8TW3yQ5xWoH/aXjxOhNrFlnBFP6k5PSrdxBCaUlWoKiDBpsQabtlzJwI+JSdEvPB2U=@vger.kernel.org X-Gm-Message-State: AOJu0YxguQRO1xCY+LPYI9FFQC4vYS5BFEUStBvuFd8bPSrFk5UD0+ga fkOE9DCRce4mCDu3+pcSx/j+WgrX4b/yBp2p99iHPHqRykPRrYa4j3j+uCTo9Q2KqUTdqLu9744 h/piWURBxju3GJ0+OLer0P1bq5xXvEtVX1yyvb+uX77LlEZoI4mt6m7/XOj+W8UAlEOE= X-Gm-Gg: AR+sD12jlAtYeLneB4Gt3Qh4VqksTH4SfU2XH0IjEuc7Nk42YhusPlSJWKRZa1Y+obp wHFBlsbkzbgrSo+X+OqlTW5fM3BGuQ4E+4LsBPLmuA64VX9HK720sj5NM6alzmMHF+PNgVz2Zc3 jnfi2gUMMMQEUy3neJ7o0Hyp2B0GYWAtZnZJf843500inHYIHVRwa1UNWoe5VYjSTXmhuxm0yK8 AtcrK5ekV1DVS3jVhSYuNoPjlR4f5wkmu4XvF2VkBX7OdSpxL0BEkkZaeVnpUnxZs0WTSNzMIm+ GGYk060w5FICuEdGV77beXZ55bAKgR38Viq13niEbX1+Bnqty0DTvoTcKhHjZp1ait9hvAUuBxG sQ9WyhDA7Ujzm7pdfSKsP2TTBzrON/th/XT2HMAbST4TbK8VvCcRBJ/D0hHIglFrpHODQs1weN3 WlJi7I3DmaS4Cfx3bk6OWcEh1C X-Received: by 2002:a17:90a:da8f:b0:37f:9ce1:cda8 with SMTP id 98e67ed59e1d1-38ec687719bmr2100276a91.30.1784796534161; Thu, 23 Jul 2026 01:48:54 -0700 (PDT) X-Received: by 2002:a17:90a:da8f:b0:37f:9ce1:cda8 with SMTP id 98e67ed59e1d1-38ec687719bmr2100237a91.30.1784796533519; Thu, 23 Jul 2026 01:48:53 -0700 (PDT) Received: from hu-himchau-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-13d130ce035sm13852140c88.13.2026.07.23.01.48.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 Jul 2026 01:48:53 -0700 (PDT) From: Himanshu Chauhan To: linux-riscv@lists.infradead.org Cc: qingfang.deng@linux.dev, alex@ghiti.fr, aou@eecs.berkeley.edu, palmer@dabbelt.com, pjw@kernel.org, shuah@kernel.org, linux-kernel@vger.kernel.org, Himanshu Chauhan Subject: [PATCH v5 1/3] riscv: Introduce support for hardware break/watchpoints Date: Thu, 23 Jul 2026 14:18:38 +0530 Message-ID: <20260723084841.2988456-2-himanshu.chauhan@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260723084841.2988456-1-himanshu.chauhan@oss.qualcomm.com> References: <20260723084841.2988456-1-himanshu.chauhan@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Info: AW1haW4tMjYwNzIzMDA4NyBTYWx0ZWRfX11ntAlFxj4Gi YW0zmJMil+1oZXlH3N1p8gvp8PhIBybRGvc6BuNJ/WqBFJ9DIZ5+mh27AtlQLsuwQIFSxTnEYjQ nMVByt4ceW5mGgGVNjRpG2WOCyyDoSA= X-Authority-Analysis: v=2.4 cv=aYxRWxot c=1 sm=1 tr=0 ts=6a61d577 cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=dTl6RCdMvzwMMP5_MCoA:9 a=O8hF6Hzn-FEA:10 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-GUID: 68E_NST2YccelH3HF6Q03RJH6-n8_Mwm X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzIzMDA4NyBTYWx0ZWRfX+HeBOG5o2mSu fJ3k6Ece+Gq+LFBGjBB4JrmVKyGYFQFryy3krun3rtz2QS5ibAcUPPvtpaEctSLyZVx1bPRAqp2 iPdcC5Jn0TConmZDdWU/q1p8d5IObvo6HDSPV0xEkxxGk3uA2A08B4+bfqtKoTnFejvWVaBvsbe ES+XT7Zs9Vg7tj64HfiBnusCQCKqE8abyMCIhj+ZpgdMOcF6QMvKvygCySRaqtBwMLQ1u7QkCjI 2fndZjySi55daf5SZukXj+Ct4swt4nqPM4KWEcf9y0vpRyxuKiM5z/GkaCHF6H/wP2JDTyTCDFD nijrUClqBy2lM08V1FBWyTGKC44QoURoK8QmSyk1Najc+I+3+N2v4D2fE8Xd7ioAkOCIWyOhbwb sfcV6+lqDqW5qZRlrx9Bgl9nZ1lVvnv525YCMqTVOtlNPeVmdwDDKNJRQBmdi5X+ECxJ1+jGQGT 9Bp7joWIoZHVf1SRryA== X-Proofpoint-ORIG-GUID: 68E_NST2YccelH3HF6Q03RJH6-n8_Mwm X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-23_02,2026-07-22_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 impostorscore=0 malwarescore=0 spamscore=0 lowpriorityscore=0 phishscore=0 bulkscore=0 clxscore=1015 adultscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607230087 Content-Type: text/plain; charset="utf-8" RISC-V hardware breakpoint framework is built on top of perf subsystem and uses SBI debug trigger extension to install/uninstall/update/enable/disable hardware triggers as specified in Sdtrig ISA extension. Signed-off-by: Himanshu Chauhan --- arch/riscv/Kconfig | 1 + arch/riscv/include/asm/hw_breakpoint.h | 337 +++++++++++ arch/riscv/include/asm/kdebug.h | 3 +- arch/riscv/kernel/Makefile | 1 + arch/riscv/kernel/hw_breakpoint.c | 738 +++++++++++++++++++++++++ arch/riscv/kernel/traps.c | 6 + 6 files changed, 1085 insertions(+), 1 deletion(-) create mode 100644 arch/riscv/include/asm/hw_breakpoint.h create mode 100644 arch/riscv/kernel/hw_breakpoint.c diff --git a/arch/riscv/Kconfig b/arch/riscv/Kconfig index f7028caaeae0..a624dacdaf12 100644 --- a/arch/riscv/Kconfig +++ b/arch/riscv/Kconfig @@ -172,6 +172,7 @@ config RISCV select HAVE_FUNCTION_ERROR_INJECTION select HAVE_GCC_PLUGINS select HAVE_GENERIC_VDSO if MMU + select HAVE_HW_BREAKPOINT if PERF_EVENTS select HAVE_IRQ_TIME_ACCOUNTING select HAVE_KERNEL_BZIP2 if !EFI_ZBOOT select HAVE_KERNEL_GZIP if !EFI_ZBOOT diff --git a/arch/riscv/include/asm/hw_breakpoint.h b/arch/riscv/include/as= m/hw_breakpoint.h new file mode 100644 index 000000000000..66a2df679f30 --- /dev/null +++ b/arch/riscv/include/asm/hw_breakpoint.h @@ -0,0 +1,337 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (C) 2026 Qualcomm Technologies, Inc. + */ + +#ifndef __RISCV_HW_BREAKPOINT_H +#define __RISCV_HW_BREAKPOINT_H + +struct task_struct; + +#ifdef CONFIG_HAVE_HW_BREAKPOINT + +#include + +/* Maximum number of hardware breakpoints supported */ +#define RISCV_HW_BP_NUM_MAX 32 + +#if __riscv_xlen =3D=3D 64 +#define cpu_to_le cpu_to_le64 +#define le_to_cpu le64_to_cpu +#elif __riscv_xlen =3D=3D 32 +#define cpu_to_le cpu_to_le32 +#define le_to_cpu le32_to_cpu +#else +#error "Unexpected __riscv_xlen" +#endif + +#define RISCV_DBTR_BIT(_prefix, _name) \ + RISCV_DBTR_##_prefix##_##_name##_BIT + +#define RISCV_DBTR_BIT_MASK(_prefix, _name) \ + RISCV_DBTR_##_prefix##_name##_BIT_MASK + +#define RISCV_DBTR_BIT_MASK_VAL(_prefix, _name, _width) \ + (((1UL << (_width)) - 1) << RISCV_DBTR_BIT(_prefix, _name)) + +#define CLEAR_DBTR_BIT(_target, _prefix, _bit_name) \ + __clear_bit(RISCV_DBTR_BIT(_prefix, _bit_name), &(_target)) + +#define SET_DBTR_BIT(_target, _prefix, _bit_name) \ + __set_bit(RISCV_DBTR_BIT(_prefix, _bit_name), &(_target)) + +#define RISCV_DBTR_EXEC (0x1UL << 0) +#define RISCV_DBTR_LOAD (0x1UL << 1) +#define RISCV_DBTR_STORE (0x1UL << 2) +#define RISCV_DBTR_LDST (RISCV_DBTR_LOAD | RISCV_DBTR_STORE) + +enum { + RISCV_DBTR_TRIG_NONE =3D 0, + RISCV_DBTR_TRIG_LEGACY, + RISCV_DBTR_TRIG_MCONTROL, + RISCV_DBTR_TRIG_ICOUNT, + RISCV_DBTR_TRIG_ITRIGGER, + RISCV_DBTR_TRIG_ETRIGGER, + RISCV_DBTR_TRIG_MCONTROL6, +}; + +/* Trigger Data 1 */ +enum { + RISCV_DBTR_BIT(TDATA1, DATA) =3D 0, +#if __riscv_xlen =3D=3D 64 + RISCV_DBTR_BIT(TDATA1, DMODE) =3D 59, + RISCV_DBTR_BIT(TDATA1, TYPE) =3D 60, +#elif __riscv_xlen =3D=3D 32 + RISCV_DBTR_BIT(TDATA1, DMODE) =3D 27, + RISCV_DBTR_BIT(TDATA1, TYPE) =3D 28, +#else + #error "Unknown __riscv_xlen" +#endif +}; + +enum { +#if __riscv_xlen =3D=3D 64 + RISCV_DBTR_BIT_MASK(TDATA1, DATA) =3D RISCV_DBTR_BIT_MASK_VAL(TDATA1, DAT= A, 59), +#elif __riscv_xlen =3D=3D 32 + RISCV_DBTR_BIT_MASK(TDATA1, DATA) =3D RISCV_DBTR_BIT_MASK_VAL(TDATA1, DAT= A, 27), +#else + #error "Unknown __riscv_xlen" +#endif + RISCV_DBTR_BIT_MASK(TDAT1, DMODE) =3D RISCV_DBTR_BIT_MASK_VAL(TDATA1, DMO= DE, 1), + RISCV_DBTR_BIT_MASK(TDATA1, TYPE) =3D RISCV_DBTR_BIT_MASK_VAL(TDATA1, TYP= E, 4), +}; + +/* MC - Match Control Type Register */ +enum { + RISCV_DBTR_BIT(MC, LOAD) =3D 0, + RISCV_DBTR_BIT(MC, STORE) =3D 1, + RISCV_DBTR_BIT(MC, EXEC) =3D 2, + RISCV_DBTR_BIT(MC, U) =3D 3, + RISCV_DBTR_BIT(MC, S) =3D 4, + RISCV_DBTR_BIT(MC, RES2) =3D 5, + RISCV_DBTR_BIT(MC, M) =3D 6, + RISCV_DBTR_BIT(MC, MATCH) =3D 7, + RISCV_DBTR_BIT(MC, CHAIN) =3D 11, + RISCV_DBTR_BIT(MC, ACTION) =3D 12, + RISCV_DBTR_BIT(MC, SIZELO) =3D 16, + RISCV_DBTR_BIT(MC, TIMING) =3D 18, + RISCV_DBTR_BIT(MC, SELECT) =3D 19, + RISCV_DBTR_BIT(MC, HIT) =3D 20, +#if __riscv_xlen >=3D 64 + RISCV_DBTR_BIT(MC, SIZEHI) =3D 21, +#endif +#if __riscv_xlen =3D=3D 64 + RISCV_DBTR_BIT(MC, MASKMAX) =3D 53, + RISCV_DBTR_BIT(MC, DMODE) =3D 59, + RISCV_DBTR_BIT(MC, TYPE) =3D 60, +#elif __riscv_xlen =3D=3D 32 + RISCV_DBTR_BIT(MC, MASKMAX) =3D 21, + RISCV_DBTR_BIT(MC, DMODE) =3D 27, + RISCV_DBTR_BIT(MC, TYPE) =3D 28, +#else + #error "Unknown riscv xlen" +#endif +}; + +enum { + RISCV_DBTR_BIT_MASK(MC, LOAD) =3D RISCV_DBTR_BIT_MASK_VAL(MC, LOAD, 1), + RISCV_DBTR_BIT_MASK(MC, STORE) =3D RISCV_DBTR_BIT_MASK_VAL(MC, STORE, 1), + RISCV_DBTR_BIT_MASK(MC, EXEC) =3D RISCV_DBTR_BIT_MASK_VAL(MC, EXEC, 1), + RISCV_DBTR_BIT_MASK(MC, U) =3D RISCV_DBTR_BIT_MASK_VAL(MC, U, 1), + RISCV_DBTR_BIT_MASK(MC, S) =3D RISCV_DBTR_BIT_MASK_VAL(MC, S, 1), + RISCV_DBTR_BIT_MASK(MC, RES2) =3D RISCV_DBTR_BIT_MASK_VAL(MC, RES2, 1), + RISCV_DBTR_BIT_MASK(MC, M) =3D RISCV_DBTR_BIT_MASK_VAL(MC, M, 1), + RISCV_DBTR_BIT_MASK(MC, MATCH) =3D RISCV_DBTR_BIT_MASK_VAL(MC, MATCH, 4), + RISCV_DBTR_BIT_MASK(MC, CHAIN) =3D RISCV_DBTR_BIT_MASK_VAL(MC, CHAIN, 1), + RISCV_DBTR_BIT_MASK(MC, ACTION) =3D RISCV_DBTR_BIT_MASK_VAL(MC, ACTION, 4= ), + RISCV_DBTR_BIT_MASK(MC, SIZELO) =3D RISCV_DBTR_BIT_MASK_VAL(MC, SIZELO, 2= ), + RISCV_DBTR_BIT_MASK(MC, TIMING) =3D RISCV_DBTR_BIT_MASK_VAL(MC, TIMING, 1= ), + RISCV_DBTR_BIT_MASK(MC, SELECT) =3D RISCV_DBTR_BIT_MASK_VAL(MC, SELECT, 1= ), + RISCV_DBTR_BIT_MASK(MC, HIT) =3D RISCV_DBTR_BIT_MASK_VAL(MC, HIT, 1), +#if __riscv_xlen >=3D 64 + RISCV_DBTR_BIT_MASK(MC, SIZEHI) =3D RISCV_DBTR_BIT_MASK_VAL(MC, SIZEHI, = 2), +#endif + RISCV_DBTR_BIT_MASK(MC, MASKMAX) =3D RISCV_DBTR_BIT_MASK_VAL(MC, MASKMAX,= 6), + RISCV_DBTR_BIT_MASK(MC, DMODE) =3D RISCV_DBTR_BIT_MASK_VAL(MC, DMODE, 1), + RISCV_DBTR_BIT_MASK(MC, TYPE) =3D RISCV_DBTR_BIT_MASK_VAL(MC, TYPE, 4), +}; + +/* MC6 - Match Control 6 Type Register */ +enum { + RISCV_DBTR_BIT(MC6, LOAD) =3D 0, + RISCV_DBTR_BIT(MC6, STORE) =3D 1, + RISCV_DBTR_BIT(MC6, EXEC) =3D 2, + RISCV_DBTR_BIT(MC6, U) =3D 3, + RISCV_DBTR_BIT(MC6, S) =3D 4, + RISCV_DBTR_BIT(MC6, RES2) =3D 5, + RISCV_DBTR_BIT(MC6, M) =3D 6, + RISCV_DBTR_BIT(MC6, MATCH) =3D 7, + RISCV_DBTR_BIT(MC6, CHAIN) =3D 11, + RISCV_DBTR_BIT(MC6, ACTION) =3D 12, + RISCV_DBTR_BIT(MC6, SIZE) =3D 16, + RISCV_DBTR_BIT(MC6, TIMING) =3D 20, + RISCV_DBTR_BIT(MC6, SELECT) =3D 21, + RISCV_DBTR_BIT(MC6, HIT) =3D 22, + RISCV_DBTR_BIT(MC6, VU) =3D 23, + RISCV_DBTR_BIT(MC6, VS) =3D 24, +#if __riscv_xlen =3D=3D 64 + RISCV_DBTR_BIT(MC6, DMODE) =3D 59, + RISCV_DBTR_BIT(MC6, TYPE) =3D 60, +#elif __riscv_xlen =3D=3D 32 + RISCV_DBTR_BIT(MC6, DMODE) =3D 27, + RISCV_DBTR_BIT(MC6, TYPE) =3D 28, +#else + #error "Unknown riscv xlen" +#endif +}; + +enum { + RISCV_DBTR_BIT_MASK(MC6, LOAD) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, LOAD, 1), + RISCV_DBTR_BIT_MASK(MC6, STORE) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, STORE, = 1), + RISCV_DBTR_BIT_MASK(MC6, EXEC) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, EXEC, 1), + RISCV_DBTR_BIT_MASK(MC6, U) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, U, 1), + RISCV_DBTR_BIT_MASK(MC6, S) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, S, 1), + RISCV_DBTR_BIT_MASK(MC6, RES2) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, RES2, 1), + RISCV_DBTR_BIT_MASK(MC6, M) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, M, 1), + RISCV_DBTR_BIT_MASK(MC6, MATCH) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, MATCH, 4= ), + RISCV_DBTR_BIT_MASK(MC6, CHAIN) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, CHAIN, 1= ), + RISCV_DBTR_BIT_MASK(MC6, ACTION) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, ACTION,= 4), + RISCV_DBTR_BIT_MASK(MC6, SIZE) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, SIZE, 4), + RISCV_DBTR_BIT_MASK(MC6, TIMING) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, TIMING,= 1), + RISCV_DBTR_BIT_MASK(MC6, SELECT) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, SELECT,= 1), + RISCV_DBTR_BIT_MASK(MC6, HIT) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, HIT, 1), + RISCV_DBTR_BIT_MASK(MC6, VU) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, VU, 1), + RISCV_DBTR_BIT_MASK(MC6, VS) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, VS, 1), +#if __riscv_xlen =3D=3D 64 + RISCV_DBTR_BIT_MASK(MC6, DMODE) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, DMODE, 1= ), + RISCV_DBTR_BIT_MASK(MC6, TYPE) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, TYPE, 4), +#elif __riscv_xlen =3D=3D 32 + RISCV_DBTR_BIT_MASK(MC6, DMODE) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, DMODE, 1= ), + RISCV_DBTR_BIT_MASK(MC6, TYPE) =3D RISCV_DBTR_BIT_MASK_VAL(MC6, TYPE, 4), +#else + #error "Unknown riscv xlen" +#endif +}; + +#define RISCV_DBTR_SET_TDATA1_TYPE(_t1, _type) \ + ({ \ + typeof(_t1) (td1t1) =3D (_t1); \ + (td1t1) &=3D ~RISCV_DBTR_BIT_MASK(TDATA1, TYPE); \ + (td1t1) |=3D (((unsigned long)(_type) \ + << RISCV_DBTR_BIT(TDATA1, TYPE)) \ + & RISCV_DBTR_BIT_MASK(TDATA1, TYPE)); \ + (td1t1); \ + }) + +#define RISCV_DBTR_SET_MC_TYPE(_t1, _type) \ + ({ \ + typeof(_t1) (mct1) =3D (_t1); \ + (mct1) &=3D ~RISCV_DBTR_BIT_MASK(MC, TYPE); \ + (mct1) |=3D (((unsigned long)(_type) \ + << RISCV_DBTR_BIT(MC, TYPE)) \ + & RISCV_DBTR_BIT_MASK(MC, TYPE)); \ + (mct1); \ + }) + +#define RISCV_DBTR_SET_MC6_TYPE(_t1, _type) \ + ({ \ + typeof(_t1) (mc6t1) =3D (_t1); \ + (mc6t1) &=3D ~RISCV_DBTR_BIT_MASK(MC6, TYPE); \ + (mc6t1) |=3D (((unsigned long)(_type) \ + << RISCV_DBTR_BIT(MC6, TYPE)) \ + & RISCV_DBTR_BIT_MASK(MC6, TYPE)); \ + (mc6t1); \ + }) + +#define RISCV_DBTR_SET_MC_EXEC_BIT(_t1) \ + SET_DBTR_BIT(_t1, MC, EXEC) + +#define RISCV_DBTR_SET_MC_LOAD_BIT(_t1) \ + SET_DBTR_BIT(_t1, MC, LOAD) + +#define RISCV_DBTR_SET_MC_STORE_BIT(_t1) \ + SET_DBTR_BIT(_t1, MC, STORE) + +#define RISCV_DBTR_SET_MC_SIZELO(_t1, _val) \ + ({ \ + typeof(_t1) (mcslt1) =3D (_t1); \ + mcslt1 &=3D ~RISCV_DBTR_BIT_MASK(MC, SIZELO); \ + mcslt1 |=3D (((_val) << RISCV_DBTR_BIT(MC, SIZELO)) \ + & RISCV_DBTR_BIT_MASK(MC, SIZELO)); \ + (mcslt1); \ + }) + +#if __riscv_xlen >=3D 64 +#define RISCV_DBTR_SET_MC_SIZEHI(_t1, _val) \ + ({ \ + typeof(_t1) (mcsht1) =3D (_t1); \ + mcsht1 &=3D ~RISCV_DBTR_BIT_MASK(MC, SIZEHI); \ + mcsht1 |=3D (((_val) << RISCV_DBTR_BIT(MC, SIZEHI)) \ + & RISCV_DBTR_BIT_MASK(MC, SIZEHI)); \ + (mcsht1); \ + }) +#else +/* SIZEHI does not exist in the rv32 mcontrol layout; nothing to set. */ +#define RISCV_DBTR_SET_MC_SIZEHI(_t1, _val) ((void)(_val), (_t1)) +#endif + +#define RISCV_DBTR_SET_MC6_EXEC_BIT(_t1) \ + SET_DBTR_BIT(_t1, MC6, EXEC) + +#define RISCV_DBTR_SET_MC6_LOAD_BIT(_t1) \ + SET_DBTR_BIT(_t1, MC6, LOAD) + +#define RISCV_DBTR_SET_MC6_STORE_BIT(_t1) \ + SET_DBTR_BIT(_t1, MC6, STORE) + +#define RISCV_DBTR_SET_MC6_SIZE(_t1, _val) \ + ({ \ + typeof(_t1) (mc6szt1) =3D (_t1); \ + (mc6szt1) &=3D ~RISCV_DBTR_BIT_MASK(MC6, SIZE); \ + (mc6szt1) |=3D (((_val) << RISCV_DBTR_BIT(MC6, SIZE)) \ + & RISCV_DBTR_BIT_MASK(MC6, SIZE)); \ + (mc6szt1); \ + }) + +struct arch_hw_breakpoint { + unsigned long address; + unsigned long len; + unsigned int type; + + /* Trigger configuration data */ + unsigned long tdata1; + unsigned long tdata2; + unsigned long tdata3; +}; + +struct perf_event_attr; +struct notifier_block; +struct perf_event; +struct pt_regs; + +int hw_breakpoint_slots(int type); +int arch_check_bp_in_kernelspace(struct arch_hw_breakpoint *hw); +int hw_breakpoint_arch_parse(struct perf_event *bp, + const struct perf_event_attr *attr, + struct arch_hw_breakpoint *hw); +int hw_breakpoint_exceptions_notify(struct notifier_block *unused, + unsigned long val, void *data); + +void arch_enable_hw_breakpoint(struct perf_event *bp); +void arch_update_hw_breakpoint(struct perf_event *bp); +void arch_disable_hw_breakpoint(struct perf_event *bp); +int arch_install_hw_breakpoint(struct perf_event *bp); +void arch_uninstall_hw_breakpoint(struct perf_event *bp); +void hw_breakpoint_pmu_read(struct perf_event *bp); +void clear_ptrace_hw_breakpoint(struct task_struct *tsk); +void flush_ptrace_hw_breakpoint(struct task_struct *tsk); + +#else + +int hw_breakpoint_slots(int type) +{ + return 0; +} + +static inline void clear_ptrace_hw_breakpoint(struct task_struct *tsk) +{ +} + +static inline void flush_ptrace_hw_breakpoint(struct task_struct *tsk) +{ +} + +void arch_enable_hw_breakpoint(struct perf_event *bp) +{ +} + +void arch_update_hw_breakpoint(struct perf_event *bp) +{ +} + +void arch_disable_hw_breakpoint(struct perf_event *bp) +{ +} + +#endif /* CONFIG_HAVE_HW_BREAKPOINT */ +#endif /* __RISCV_HW_BREAKPOINT_H */ diff --git a/arch/riscv/include/asm/kdebug.h b/arch/riscv/include/asm/kdebu= g.h index 85ac00411f6e..53e989781aa1 100644 --- a/arch/riscv/include/asm/kdebug.h +++ b/arch/riscv/include/asm/kdebug.h @@ -6,7 +6,8 @@ enum die_val { DIE_UNUSED, DIE_TRAP, - DIE_OOPS + DIE_OOPS, + DIE_DEBUG }; =20 #endif diff --git a/arch/riscv/kernel/Makefile b/arch/riscv/kernel/Makefile index cabb99cadfb6..590a280762c9 100644 --- a/arch/riscv/kernel/Makefile +++ b/arch/riscv/kernel/Makefile @@ -100,6 +100,7 @@ obj-$(CONFIG_DYNAMIC_FTRACE) +=3D mcount-dyn.o =20 obj-$(CONFIG_PERF_EVENTS) +=3D perf_callchain.o obj-$(CONFIG_HAVE_PERF_REGS) +=3D perf_regs.o +obj-$(CONFIG_HAVE_HW_BREAKPOINT) +=3D hw_breakpoint.o obj-$(CONFIG_RISCV_SBI) +=3D sbi.o sbi_ecall.o ifeq ($(CONFIG_RISCV_SBI), y) obj-$(CONFIG_SMP) +=3D sbi-ipi.o diff --git a/arch/riscv/kernel/hw_breakpoint.c b/arch/riscv/kernel/hw_break= point.c new file mode 100644 index 000000000000..2d7914f50c5f --- /dev/null +++ b/arch/riscv/kernel/hw_breakpoint.c @@ -0,0 +1,738 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (C) 2026 Qualcomm Technologies, Inc. + */ + +#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt + +#include +#include +#include +#include +#include +#include +#include +#include + +#include + +/* Registered per-cpu bp/wp */ +static DEFINE_PER_CPU(struct perf_event *, pcpu_hw_bp_events[RISCV_HW_BP_N= UM_MAX]); +static DEFINE_PER_CPU(unsigned long, ecall_lock_flags); +static DEFINE_PER_CPU(raw_spinlock_t, ecall_lock); + +/* Per-cpu shared memory between S and M mode */ +static union sbi_dbtr_shmem_entry __percpu *sbi_dbtr_shmem; + +/* number of debug triggers on this cpu . */ +static int dbtr_total_num __ro_after_init; +static int dbtr_type __ro_after_init; +static int dbtr_init __ro_after_init; + +#if __riscv_xlen =3D=3D 64 +#define MEM_HI(_m) 0 +#define MEM_LO(_m) ((u64)(_m)) +#elif __riscv_xlen =3D=3D 32 +#define MEM_HI(_m) ((u64)(_m) >> 32) +#define MEM_LO(_m) ((u64)(_m) & 0xFFFFFFFFUL) +#else +#error "Unknown __riscv_xlen" +#endif + +static int arch_smp_setup_sbi_shmem(unsigned int cpu) +{ + union sbi_dbtr_shmem_entry *dbtr_shmem; + phys_addr_t shmem_pa; + struct sbiret ret; + int rc =3D 0; + + dbtr_shmem =3D per_cpu_ptr(sbi_dbtr_shmem, cpu); + if (!dbtr_shmem) { + pr_err("Invalid per-cpu shared memory for debug triggers\n"); + return -ENODEV; + } + + shmem_pa =3D per_cpu_ptr_to_phys(dbtr_shmem); + + ret =3D sbi_ecall(SBI_EXT_DBTR, SBI_EXT_DBTR_SETUP_SHMEM, + MEM_LO(shmem_pa), MEM_HI(shmem_pa), 0, 0, 0, 0); + + if (ret.error) { + switch (ret.error) { + case SBI_ERR_DENIED: + pr_warn("Access denied for shared memory at %pa\n", + &shmem_pa); + rc =3D -EPERM; + break; + + case SBI_ERR_INVALID_PARAM: + case SBI_ERR_INVALID_ADDRESS: + pr_warn("Invalid address parameter (%lu)\n", + ret.error); + rc =3D -EINVAL; + break; + + case SBI_ERR_ALREADY_AVAILABLE: + pr_warn("Shared memory is already set\n"); + rc =3D -EADDRINUSE; + break; + + case SBI_ERR_FAILURE: + pr_err("Internal sdtrig state error\n"); + rc =3D -ENXIO; + break; + + default: + pr_warn("Unknown error %lu\n", ret.error); + rc =3D -ENXIO; + break; + } + } else { + pr_info("CPU %d: HW Breakpoint shared memory registered.\n", cpu); + } + + return rc; +} + +static int arch_smp_teardown_sbi_shmem(unsigned int cpu) +{ + struct sbiret ret; + + /* Disable shared memory */ + ret =3D sbi_ecall(SBI_EXT_DBTR, SBI_EXT_DBTR_SETUP_SHMEM, + -1UL, -1UL, 0, 0, 0, 0); + + if (ret.error) { + switch (ret.error) { + case SBI_ERR_DENIED: + pr_err("Access denied for shared memory.\n"); + break; + + case SBI_ERR_INVALID_PARAM: + case SBI_ERR_INVALID_ADDRESS: + pr_err("Invalid address parameter (%lu)\n", ret.error); + break; + + case SBI_ERR_ALREADY_AVAILABLE: + pr_err("Shared memory is already set\n"); + break; + case SBI_ERR_FAILURE: + pr_err("Internal sdtrig state error\n"); + break; + default: + pr_err("Unknown error %lu\n", ret.error); + break; + } + } else { + pr_warn("CPU %d: HW Breakpoint shared memory disabled.\n", cpu); + } + + return 0; +} + +static void init_sbi_dbtr(void) +{ + unsigned long tdata1; + struct sbiret ret; + + if (sbi_probe_extension(SBI_EXT_DBTR) <=3D 0) { + pr_warn("SBI_EXT_DBTR is not supported\n"); + dbtr_total_num =3D 0; + goto done; + } + + ret =3D sbi_ecall(SBI_EXT_DBTR, SBI_EXT_DBTR_NUM_TRIGGERS, + 0, 0, 0, 0, 0, 0); + if (ret.error) { + pr_warn("Failed to detect triggers\n"); + dbtr_total_num =3D 0; + goto done; + } + + tdata1 =3D 0; + tdata1 =3D RISCV_DBTR_SET_TDATA1_TYPE(tdata1, RISCV_DBTR_TRIG_MCONTROL6); + + ret =3D sbi_ecall(SBI_EXT_DBTR, SBI_EXT_DBTR_NUM_TRIGGERS, + tdata1, 0, 0, 0, 0, 0); + if (ret.error) { + pr_warn("Failed to detect mcontrol6 triggers\n"); + } else if (!ret.value) { + pr_warn("Type 6 triggers not available\n"); + } else { + dbtr_total_num =3D ret.value; + dbtr_type =3D RISCV_DBTR_TRIG_MCONTROL6; + pr_warn("Mcontrol6 trigger available.\n"); + goto done; + } + + /* fallback to type 2 triggers if type 6 is not available */ + + tdata1 =3D 0; + tdata1 =3D RISCV_DBTR_SET_TDATA1_TYPE(tdata1, RISCV_DBTR_TRIG_MCONTROL); + + ret =3D sbi_ecall(SBI_EXT_DBTR, SBI_EXT_DBTR_NUM_TRIGGERS, + tdata1, 0, 0, 0, 0, 0); + if (ret.error) { + pr_warn("Failed to detect mcontrol triggers\n"); + } else if (!ret.value) { + pr_warn("Type 2 triggers not available\n"); + } else { + dbtr_total_num =3D ret.value; + dbtr_type =3D RISCV_DBTR_TRIG_MCONTROL; + goto done; + } + +done: + dbtr_init =3D 1; +} + +int hw_breakpoint_slots(int type) +{ + /* + * We can be called early, so don't rely on + * static variables being initialised. + */ + + if (!dbtr_init) + init_sbi_dbtr(); + + return dbtr_total_num; +} + +int arch_check_bp_in_kernelspace(struct arch_hw_breakpoint *hw) +{ + unsigned int len; + unsigned long va; + + va =3D hw->address; + len =3D hw->len; + + return (va >=3D TASK_SIZE) && ((va + len - 1) >=3D TASK_SIZE); +} + +static int rv_init_mcontrol_trigger(const struct perf_event_attr *attr, + struct arch_hw_breakpoint *hw) +{ + switch (attr->bp_type) { + case HW_BREAKPOINT_X: + hw->type =3D RISCV_DBTR_EXEC; + RISCV_DBTR_SET_MC_EXEC_BIT(hw->tdata1); + break; + case HW_BREAKPOINT_R: + hw->type =3D RISCV_DBTR_LOAD; + RISCV_DBTR_SET_MC_LOAD_BIT(hw->tdata1); + break; + case HW_BREAKPOINT_W: + hw->type =3D RISCV_DBTR_STORE; + RISCV_DBTR_SET_MC_STORE_BIT(hw->tdata1); + break; + case HW_BREAKPOINT_RW: + hw->type =3D RISCV_DBTR_LDST; + RISCV_DBTR_SET_MC_LOAD_BIT(hw->tdata1); + RISCV_DBTR_SET_MC_STORE_BIT(hw->tdata1); + break; + default: + return -EINVAL; + } + + if (attr->bp_type =3D=3D HW_BREAKPOINT_X) { + /* + * Userspace debuggers can request execute breakpoints with + * bp_len =3D=3D 2 for compressed/non-aligned instruction + * addresses. Program execute triggers with "match any size" + * to avoid missing valid instruction fetches. + */ + hw->len =3D 0; + hw->tdata1 =3D RISCV_DBTR_SET_MC_SIZELO(hw->tdata1, 0); + hw->tdata1 =3D RISCV_DBTR_SET_MC_SIZEHI(hw->tdata1, 0); + } else { + switch (attr->bp_len) { + case HW_BREAKPOINT_LEN_1: + hw->len =3D 1; + hw->tdata1 =3D RISCV_DBTR_SET_MC_SIZELO(hw->tdata1, 1); + break; + case HW_BREAKPOINT_LEN_2: + hw->len =3D 2; + hw->tdata1 =3D RISCV_DBTR_SET_MC_SIZELO(hw->tdata1, 2); + break; + case HW_BREAKPOINT_LEN_4: + hw->len =3D 4; + hw->tdata1 =3D RISCV_DBTR_SET_MC_SIZELO(hw->tdata1, 3); + break; +#if __riscv_xlen >=3D 64 + case HW_BREAKPOINT_LEN_8: + hw->len =3D 8; + hw->tdata1 =3D RISCV_DBTR_SET_MC_SIZELO(hw->tdata1, 1); + hw->tdata1 =3D RISCV_DBTR_SET_MC_SIZEHI(hw->tdata1, 1); + break; +#endif + /* Set to match any size */ + default: + hw->len =3D 0; + hw->tdata1 =3D RISCV_DBTR_SET_MC_SIZELO(hw->tdata1, 0); + hw->tdata1 =3D RISCV_DBTR_SET_MC_SIZEHI(hw->tdata1, 0); + break; + } + } + + hw->tdata1 =3D RISCV_DBTR_SET_MC_TYPE(hw->tdata1, RISCV_DBTR_TRIG_MCONTRO= L); + + CLEAR_DBTR_BIT(hw->tdata1, MC, DMODE); + CLEAR_DBTR_BIT(hw->tdata1, MC, TIMING); + CLEAR_DBTR_BIT(hw->tdata1, MC, SELECT); + CLEAR_DBTR_BIT(hw->tdata1, MC, ACTION); + CLEAR_DBTR_BIT(hw->tdata1, MC, CHAIN); + CLEAR_DBTR_BIT(hw->tdata1, MC, MATCH); + CLEAR_DBTR_BIT(hw->tdata1, MC, M); + + SET_DBTR_BIT(hw->tdata1, MC, S); + SET_DBTR_BIT(hw->tdata1, MC, U); + + return 0; +} + +static int rv_init_mcontrol6_trigger(const struct perf_event_attr *attr, + struct arch_hw_breakpoint *hw) +{ + switch (attr->bp_type) { + case HW_BREAKPOINT_X: + hw->type =3D RISCV_DBTR_EXEC; + RISCV_DBTR_SET_MC6_EXEC_BIT(hw->tdata1); + break; + case HW_BREAKPOINT_R: + hw->type =3D RISCV_DBTR_LOAD; + RISCV_DBTR_SET_MC6_LOAD_BIT(hw->tdata1); + break; + case HW_BREAKPOINT_W: + hw->type =3D RISCV_DBTR_STORE; + RISCV_DBTR_SET_MC6_STORE_BIT(hw->tdata1); + break; + case HW_BREAKPOINT_RW: + hw->type =3D RISCV_DBTR_LDST; + RISCV_DBTR_SET_MC6_STORE_BIT(hw->tdata1); + RISCV_DBTR_SET_MC6_LOAD_BIT(hw->tdata1); + break; + default: + return -EINVAL; + } + + if (attr->bp_type =3D=3D HW_BREAKPOINT_X) { + /* See rv_init_mcontrol_trigger() for rationale. */ + hw->len =3D 0; + hw->tdata1 =3D RISCV_DBTR_SET_MC6_SIZE(hw->tdata1, 0); + } else { + switch (attr->bp_len) { + case HW_BREAKPOINT_LEN_1: + hw->len =3D 1; + hw->tdata1 =3D RISCV_DBTR_SET_MC6_SIZE(hw->tdata1, 1); + break; + case HW_BREAKPOINT_LEN_2: + hw->len =3D 2; + hw->tdata1 =3D RISCV_DBTR_SET_MC6_SIZE(hw->tdata1, 2); + break; + case HW_BREAKPOINT_LEN_4: + hw->len =3D 4; + hw->tdata1 =3D RISCV_DBTR_SET_MC6_SIZE(hw->tdata1, 3); + break; +#if __riscv_xlen >=3D 64 + case HW_BREAKPOINT_LEN_8: + hw->len =3D 8; + hw->tdata1 =3D RISCV_DBTR_SET_MC6_SIZE(hw->tdata1, 5); + break; +#endif + /* Set to match any size */ + default: + hw->len =3D 0; + hw->tdata1 =3D RISCV_DBTR_SET_MC6_SIZE(hw->tdata1, 0); + } + } + + hw->tdata1 =3D RISCV_DBTR_SET_MC6_TYPE(hw->tdata1, RISCV_DBTR_TRIG_MCONTR= OL6); + + CLEAR_DBTR_BIT(hw->tdata1, MC6, DMODE); + CLEAR_DBTR_BIT(hw->tdata1, MC6, TIMING); + CLEAR_DBTR_BIT(hw->tdata1, MC6, SELECT); + CLEAR_DBTR_BIT(hw->tdata1, MC6, ACTION); + CLEAR_DBTR_BIT(hw->tdata1, MC6, CHAIN); + CLEAR_DBTR_BIT(hw->tdata1, MC6, MATCH); + CLEAR_DBTR_BIT(hw->tdata1, MC6, M); + CLEAR_DBTR_BIT(hw->tdata1, MC6, VS); + CLEAR_DBTR_BIT(hw->tdata1, MC6, VU); + + SET_DBTR_BIT(hw->tdata1, MC6, S); + SET_DBTR_BIT(hw->tdata1, MC6, U); + + return 0; +} + +int hw_breakpoint_arch_parse(struct perf_event *bp, + const struct perf_event_attr *attr, + struct arch_hw_breakpoint *hw) +{ + int ret; + + /* Breakpoint address */ + hw->address =3D attr->bp_addr; + hw->tdata2 =3D attr->bp_addr; + hw->tdata3 =3D 0x0; + + switch (dbtr_type) { + case RISCV_DBTR_TRIG_MCONTROL: + ret =3D rv_init_mcontrol_trigger(attr, hw); + break; + case RISCV_DBTR_TRIG_MCONTROL6: + ret =3D rv_init_mcontrol6_trigger(attr, hw); + break; + default: + pr_warn("Unsupported trigger type\n"); + ret =3D -EOPNOTSUPP; + break; + } + + return ret; +} + +/* + * HW Breakpoint/watchpoint handler + */ +static int hw_breakpoint_handler(struct die_args *args) +{ + int ret =3D NOTIFY_DONE; + struct arch_hw_breakpoint *bp; + struct perf_event *event; + int i; + + for (i =3D 0; i < dbtr_total_num; i++) { + event =3D this_cpu_read(pcpu_hw_bp_events[i]); + if (!event) + continue; + + bp =3D counter_arch_bp(event); + switch (bp->type) { + /* Breakpoint */ + case RISCV_DBTR_EXEC: + if (bp->address =3D=3D args->regs->epc) { + perf_bp_event(event, args->regs); + ret =3D NOTIFY_STOP; + } + break; + + /* Watchpoint */ + case RISCV_DBTR_LOAD: + case RISCV_DBTR_STORE: + case RISCV_DBTR_LDST: + { + unsigned long stval =3D csr_read(CSR_STVAL); + unsigned long bp_start =3D bp->address; + unsigned long bp_len =3D bp->len ?: 1; + unsigned long bp_end =3D bp_start + bp_len - 1; + unsigned long stval_end =3D stval + sizeof(long) - 1; + unsigned long tdata1; + bool hit =3D false; + struct sbiret sret; + union sbi_dbtr_shmem_entry *shmem; + + if (bp_end < bp_start) + bp_end =3D ~0UL; + if (stval_end < stval) + stval_end =3D ~0UL; + + /* + * Prefer tdata1.hit from SBI trigger readout whenever + * possible. Fall back to address-based matching if HIT + * isn't observed/supported. + */ + raw_spin_lock_irqsave(this_cpu_ptr(&ecall_lock), + *this_cpu_ptr(&ecall_lock_flags)); + shmem =3D this_cpu_ptr(sbi_dbtr_shmem); + sret =3D sbi_ecall(SBI_EXT_DBTR, SBI_EXT_DBTR_TRIG_READ, + i, 1, 0, 0, 0, 0); + if (!sret.error) { + tdata1 =3D le_to_cpu(shmem->data.tdata1); + + if (dbtr_type =3D=3D RISCV_DBTR_TRIG_MCONTROL) + hit =3D !!(tdata1 & RISCV_DBTR_BIT_MASK(MC, HIT)); + else if (dbtr_type =3D=3D RISCV_DBTR_TRIG_MCONTROL6) + hit =3D !!(tdata1 & RISCV_DBTR_BIT_MASK(MC6, HIT)); + } + raw_spin_unlock_irqrestore(this_cpu_ptr(&ecall_lock), + *this_cpu_ptr(&ecall_lock_flags)); + + /* + * Sdtrig may report STVAL as the lowest accessed + * address while the watchpoint can match a higher byte + * in the same access. + */ + if (hit || + (stval >=3D bp_start && stval <=3D bp_end) || + (bp_start >=3D stval && bp_start <=3D stval_end)) { + perf_bp_event(event, args->regs); + ret =3D NOTIFY_STOP; + } + break; + } + + default: + pr_warn("Unknown type: %u\n", bp->type); + break; + } + } + + return ret; +} + +int hw_breakpoint_exceptions_notify(struct notifier_block *unused, + unsigned long val, void *data) +{ + if (val !=3D DIE_DEBUG) + return NOTIFY_DONE; + + return hw_breakpoint_handler(data); +} + +/* atomic: counter->ctx->lock is held */ +int arch_install_hw_breakpoint(struct perf_event *event) +{ + struct arch_hw_breakpoint *bp =3D counter_arch_bp(event); + union sbi_dbtr_shmem_entry *shmem =3D this_cpu_ptr(sbi_dbtr_shmem); + struct sbi_dbtr_data_msg *xmit; + struct sbi_dbtr_id_msg *recv; + struct perf_event **slot; + unsigned long idx; + struct sbiret ret; + int err =3D 0; + + raw_spin_lock_irqsave(this_cpu_ptr(&ecall_lock), + *this_cpu_ptr(&ecall_lock_flags)); + + xmit =3D &shmem->data; + recv =3D &shmem->id; + xmit->tdata1 =3D cpu_to_le(bp->tdata1); + xmit->tdata2 =3D cpu_to_le(bp->tdata2); + xmit->tdata3 =3D cpu_to_le(bp->tdata3); + + ret =3D sbi_ecall(SBI_EXT_DBTR, SBI_EXT_DBTR_TRIG_INSTALL, + 1, 0, 0, 0, 0, 0); + + if (ret.error) { + pr_warn("Failed to install trigger\n"); + err =3D -EIO; + goto done; + } + + idx =3D le_to_cpu(recv->idx); + if (idx >=3D dbtr_total_num) { + pr_warn("Invalid trigger index %lu\n", idx); + err =3D -EINVAL; + goto done; + } + + slot =3D this_cpu_ptr(&pcpu_hw_bp_events[idx]); + if (*slot) { + pr_warn("Slot %lu is in use\n", idx); + err =3D -EBUSY; + goto done; + } + + /* Save the event - to be looked up in handler */ + *slot =3D event; + +done: + raw_spin_unlock_irqrestore(this_cpu_ptr(&ecall_lock), + *this_cpu_ptr(&ecall_lock_flags)); + return err; +} + +/* atomic: counter->ctx->lock is held */ +void arch_uninstall_hw_breakpoint(struct perf_event *event) +{ + struct sbiret ret; + int i; + + raw_spin_lock_irqsave(this_cpu_ptr(&ecall_lock), + *this_cpu_ptr(&ecall_lock_flags)); + + for (i =3D 0; i < dbtr_total_num; i++) { + struct perf_event **slot =3D this_cpu_ptr(&pcpu_hw_bp_events[i]); + + if (*slot =3D=3D event) { + *slot =3D NULL; + break; + } + } + + if (i =3D=3D dbtr_total_num) { + pr_warn("Breakpoint not installed.\n"); + goto out; + } + + ret =3D sbi_ecall(SBI_EXT_DBTR, SBI_EXT_DBTR_TRIG_UNINSTALL, + i, 1, 0, 0, 0, 0); + + if (ret.error) { + pr_warn("Failed to uninstall trigger %d.\n", i); + goto out; + } + + out: + raw_spin_unlock_irqrestore(this_cpu_ptr(&ecall_lock), + *this_cpu_ptr(&ecall_lock_flags)); +} + +void arch_enable_hw_breakpoint(struct perf_event *event) +{ + struct sbiret ret; + int i; + struct perf_event **slot; + + raw_spin_lock_irqsave(this_cpu_ptr(&ecall_lock), + *this_cpu_ptr(&ecall_lock_flags)); + + for (i =3D 0; i < dbtr_total_num; i++) { + slot =3D this_cpu_ptr(&pcpu_hw_bp_events[i]); + + if (*slot =3D=3D event) + break; + } + + if (i =3D=3D dbtr_total_num) { + pr_warn("Breakpoint not installed.\n"); + goto out; + } + + ret =3D sbi_ecall(SBI_EXT_DBTR, SBI_EXT_DBTR_TRIG_ENABLE, + i, 1, 0, 0, 0, 0); + + if (ret.error) { + pr_warn("Failed to install trigger %d\n", i); + goto out; + } + + out: + raw_spin_unlock_irqrestore(this_cpu_ptr(&ecall_lock), + *this_cpu_ptr(&ecall_lock_flags)); +} +EXPORT_SYMBOL_GPL(arch_enable_hw_breakpoint); + +void arch_update_hw_breakpoint(struct perf_event *event) +{ + struct arch_hw_breakpoint *bp =3D counter_arch_bp(event); + union sbi_dbtr_shmem_entry *shmem =3D this_cpu_ptr(sbi_dbtr_shmem); + struct sbi_dbtr_data_msg *xmit; + struct perf_event **slot; + struct sbiret ret; + int i; + + for (i =3D 0; i < dbtr_total_num; i++) { + slot =3D this_cpu_ptr(&pcpu_hw_bp_events[i]); + + if (*slot =3D=3D event) + break; + } + + if (i =3D=3D dbtr_total_num) { + pr_warn("Breakpoint not installed.\n"); + return; + } + + raw_spin_lock_irqsave(this_cpu_ptr(&ecall_lock), + *this_cpu_ptr(&ecall_lock_flags)); + + xmit =3D &shmem->data; + xmit->tdata1 =3D cpu_to_le(bp->tdata1); + xmit->tdata2 =3D cpu_to_le(bp->tdata2); + xmit->tdata3 =3D cpu_to_le(bp->tdata3); + + ret =3D sbi_ecall(SBI_EXT_DBTR, SBI_EXT_DBTR_TRIG_UPDATE, + i, 1, 0, 0, 0, 0); + if (ret.error) + pr_warn("Failed to update trigger %d.\n", i); + + raw_spin_unlock_irqrestore(this_cpu_ptr(&ecall_lock), + *this_cpu_ptr(&ecall_lock_flags)); +} +EXPORT_SYMBOL_GPL(arch_update_hw_breakpoint); + +void arch_disable_hw_breakpoint(struct perf_event *event) +{ + struct sbiret ret; + int i; + + for (i =3D 0; i < dbtr_total_num; i++) { + struct perf_event **slot =3D this_cpu_ptr(&pcpu_hw_bp_events[i]); + + if (*slot =3D=3D event) + break; + } + + if (i =3D=3D dbtr_total_num) { + pr_warn("Breakpoint not installed.\n"); + return; + } + + ret =3D sbi_ecall(SBI_EXT_DBTR, SBI_EXT_DBTR_TRIG_DISABLE, + i, 1, 0, 0, 0, 0); + + if (ret.error) { + pr_warn("Failed to uninstall trigger %d.\n", i); + return; + } +} +EXPORT_SYMBOL_GPL(arch_disable_hw_breakpoint); + +void hw_breakpoint_pmu_read(struct perf_event *bp) +{ +} + +void clear_ptrace_hw_breakpoint(struct task_struct *tsk) +{ +} + +void flush_ptrace_hw_breakpoint(struct task_struct *tsk) +{ +} + +static int __init arch_hw_breakpoint_init(void) +{ + unsigned int cpu; + int rc =3D 0; + + for_each_possible_cpu(cpu) + raw_spin_lock_init(&per_cpu(ecall_lock, cpu)); + + if (!dbtr_init) + init_sbi_dbtr(); + + if (dbtr_total_num) { + pr_info("Total number of type %d triggers: %u\n", + dbtr_type, dbtr_total_num); + } else { + pr_info("No hardware triggers available\n"); + goto out; + } + + /* Allocate per-cpu shared memory */ + sbi_dbtr_shmem =3D __alloc_percpu(sizeof(*sbi_dbtr_shmem) * dbtr_total_nu= m, + PAGE_SIZE); + + if (!sbi_dbtr_shmem) { + pr_warn("Failed to allocate shared memory.\n"); + rc =3D -ENOMEM; + goto out; + } + + /* Hotplug handler to register/unregister shared memory with SBI */ + rc =3D cpuhp_setup_state(CPUHP_AP_ONLINE_DYN, + "riscv/hw_breakpoint:prepare", + arch_smp_setup_sbi_shmem, + arch_smp_teardown_sbi_shmem); + + if (rc < 0) { + pr_warn("Failed to setup CPU hotplug state\n"); + free_percpu(sbi_dbtr_shmem); + return rc; + } + out: + return rc; +} +arch_initcall(arch_hw_breakpoint_init); diff --git a/arch/riscv/kernel/traps.c b/arch/riscv/kernel/traps.c index 8c62c771a656..029fd66a285e 100644 --- a/arch/riscv/kernel/traps.c +++ b/arch/riscv/kernel/traps.c @@ -286,6 +286,12 @@ void handle_break(struct pt_regs *regs) if (probe_breakpoint_handler(regs)) return; =20 +#ifdef CONFIG_HAVE_HW_BREAKPOINT + if (notify_die(DIE_DEBUG, "EBREAK", regs, 0, regs->cause, SIGTRAP) + =3D=3D NOTIFY_STOP) + return; +#endif + current->thread.bad_cause =3D regs->cause; =20 if (user_mode(regs)) --=20 2.43.0 From nobody Fri Jul 24 21:53:24 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 13FDC34D93B for ; Thu, 23 Jul 2026 08:48:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784796541; cv=none; b=F4uDbFfCp4szUTnGWNmt7Eioc30JXv26vDMvXRLse61ylTOfIEVyB3HmIotS/OhMmWwLRtKaHU/oL8r2p6YcskzIG0IclLjcUdD+Vl5sQhsgLWd7TXH+IBUK2otjsZva3SgOew/JPRIAeqjeNvVLhfzLU1aiKEu0crbKiBP8lwQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784796541; c=relaxed/simple; bh=DgleTF+65WRJaDs1V5yCC10+w+ZtP+uj354Xy0XTbwY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Kms+sPFpfyQYYn6y0+CcRlAtYdq3w0Lt30a04RMPzMVJAd0LJLPiQFYkC7Ce31LM066HIft1HP0VEV2ylY01gPK+jPixf3offtagxu0IXWOCUI3K1owlEy9TRhnICAZSLVeKeEb8b/FWRg8U7vVi1qpd6LWnWytuGHMk9wm4PiQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=E6iNzAOn; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ISMEdYU8; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="E6iNzAOn"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ISMEdYU8" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66N7BcI03157949 for ; Thu, 23 Jul 2026 08:48:58 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=dbZ3xXkQg0G AoFQOuj7Xc4PquM86bkn9GebR2/Q4dKY=; b=E6iNzAOnIjRAjyIFB7T3Pv8X8Hb whLl1BVA0keQjDLAN3tUX/K849j+1g4nSNnvyAKxDYHDUSh1iZu6VWnfaNfdwQAE PgWVspIK3OLMihDErPzcmBMosSCCWiC+fWdQ/k1PiLBWNKC7FMf8+mNLfL6cBJzh FRAr6sl3DTXZxnlvcXUuRQfr3u0Bw3v3aQJSvvgTc747dH5u6qEA/k2gM3vWcaeu OISWiHTlyyQ0dLonKTxopv0yGMgHJnjDcMPdKsiP2a89RWh/BKDzafgZJpKJIxDW nA3NUeWxeEjrfj8V1CltSuOUvL7VLQkT29afYOLYoP6sKSVhc8+Aoj4ngbw== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fke0krew6-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 23 Jul 2026 08:48:58 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-38e8e864ef0so965796a91.0 for ; Thu, 23 Jul 2026 01:48:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784796538; x=1785401338; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=dbZ3xXkQg0GAoFQOuj7Xc4PquM86bkn9GebR2/Q4dKY=; b=ISMEdYU8pBIfnzMnWfI6KR0qrq6xP76pYoIVoSNJcYfNUKKO0vQXqEeCLtw57iGfA+ H9/yL7H50S7uKsctUEwoRg2Eu5Y2zIxwmxyje7rDcasONjp3LUvMFIAUWM+p38+E+hZe SJyAmKReAa3SbU65LII3ydtoEoHbwzJlOthIDtalsUEqAK1WmeSjui2Piz7yQDOt0NsL DpY5cGYMKVMFEoCilt4X310afH/YDhueJmD2qSnTL1qZCT6lDAyXPEbpcnpD/shi9fuZ 9lONbzfgJY25tP8qmH1f1EA9Zi8ledQX9HevWUrH5NMXFdeebWoCgsNk+bG8zTNSm/K0 3hDA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784796538; x=1785401338; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=dbZ3xXkQg0GAoFQOuj7Xc4PquM86bkn9GebR2/Q4dKY=; b=iIDhI/sxVAdWqg+gk2vLi3R9+ldsl15qPRW+2gyryZjVYJrpuGMdUwFAwlWVE6Co9J 24tHCZuCKKP4D5RW+ztQMqsepj8dBmAmzH7iUGWN13H7Gcynxg5WD4IQ2sIZvWP9Caf6 4iIUBMV7E0h/2yq0VOitYFk+CpdiWTmRg6rVXXQt5lfOX39PygW92EE6L4oT71tcK7Eg AkWqyREnI1B24TeuXVvrZ1hT4A9yJWpurhlX6KnBj4mUiIfKN2Lk1qdYVHHtQpf27xQM 5gaK6aYWtl01dpzsLZ1ok4D/Zrn4n00CbEnJ5zp6TULWsCKdQO1nnpcOkf4NhoeiSsT0 V5jA== X-Forwarded-Encrypted: i=1; AHgh+RpEtwaXFv26aW9JYEdwwAb5KcmRjy0L68Q+WaYmoJqynl5phdc/IcQ6GEuPZUEn9X/UwwD9gCIIlmkQ364=@vger.kernel.org X-Gm-Message-State: AOJu0YyY+LI/BVLpJWYH59sXm4dNzXhpnfbA3bKSGeCB9V79AygwiZZc aCRn+sZhZ0LM+sajfpgcCRqVqMd72L3ITfmWRhViFl7P3FnMS+fOD88aCgMd1oFcdggy7lkJKY0 ittk5aM+2b746TOPlLjMRqgP70Yf/jsIEkGK4ny9bqnO2ytvbGP4oF3Z86yMK0S7Q1+U= X-Gm-Gg: AR+sD10EfQL8RfGQZzfoHmaCSbtISHoIr6i+n8CxW/gNSLpDqxgHCMORiZuVhwS1Doh jJsE+IMD73uthgax4n+YkuqASou9suTzXiIxVY329t/oqoMMXzLwUhbrv/D3TnNjOSDU/M9STt+ H7SlYvJBqWU1cABupK14vI2xCaVHW8Sy2hVDilF4yOA/xQ2TcMCDFMVTYDDItf4KChA85DRpL/X UsRVWoLvKz1I0DaFyzT2NKZKY3l3SrpNIM/aPhMhnxwewVbmYSPnFqL3lavyP3UtkMAlin2NYDE V9k+36MAaYj9P/KqII6gQhzk7zczZ6K3mBhmIinKcDqMgXrfc9gyD+5GtASvPyKKcDDk3wbBSvB hfiodD7uEhaOjxa4v3hT2wBkQ8/axSg2BQ+xsV7+Nb9AMrfD/7m0XNs8ZfiqJsKhDC63Jqj7MXd futE5IWpUZfE+wKrBNC0UgPIZL X-Received: by 2002:a17:90b:568b:b0:38e:679f:3b2a with SMTP id 98e67ed59e1d1-38ec6636864mr1986747a91.30.1784796537706; Thu, 23 Jul 2026 01:48:57 -0700 (PDT) X-Received: by 2002:a17:90b:568b:b0:38e:679f:3b2a with SMTP id 98e67ed59e1d1-38ec6636864mr1986727a91.30.1784796537225; Thu, 23 Jul 2026 01:48:57 -0700 (PDT) Received: from hu-himchau-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-13d130ce035sm13852140c88.13.2026.07.23.01.48.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 Jul 2026 01:48:56 -0700 (PDT) From: Himanshu Chauhan To: linux-riscv@lists.infradead.org Cc: qingfang.deng@linux.dev, alex@ghiti.fr, aou@eecs.berkeley.edu, palmer@dabbelt.com, pjw@kernel.org, shuah@kernel.org, linux-kernel@vger.kernel.org, Himanshu Chauhan Subject: [PATCH v5 2/3] riscv: Add breakpoint and watchpoint test for riscv Date: Thu, 23 Jul 2026 14:18:39 +0530 Message-ID: <20260723084841.2988456-3-himanshu.chauhan@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260723084841.2988456-1-himanshu.chauhan@oss.qualcomm.com> References: <20260723084841.2988456-1-himanshu.chauhan@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-ORIG-GUID: ezHZwj5mEvAJPs-WGZ__Zmr7ISoHg9Bk X-Proofpoint-Spam-Info: AW1haW4tMjYwNzIzMDA4NyBTYWx0ZWRfX+Bvp1tOVRV/4 vhkfzeqxxyaQfQeGc/ZD35QLvhA1FfNG/7S1YlqzzL4VKg5sV7j7fK5QKWzfd2aBtzIxa8sa5I2 C4tnlq4RTvVxpM2wIwFAG32gDofWs0A= X-Authority-Analysis: v=2.4 cv=S7DpBosP c=1 sm=1 tr=0 ts=6a61d57a cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=EUspDBNiAAAA:8 a=DSfzdtd1K3_Evk7s5LgA:9 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-GUID: ezHZwj5mEvAJPs-WGZ__Zmr7ISoHg9Bk X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzIzMDA4NyBTYWx0ZWRfX/N75GPcLBUSw C3/auF4s6tiBU3yo7VtOTIGIEi/YPvJenZCRt2ka9E0KwFM7z9J6LNLUllpOIpHzP+pySbdIMga v+s4qGsbKeOSBgEca8rL+CnOh+dDqOGU5XaUXS5oV8KIz8RQyw6SmAvRj24zuCnenk/M1ag+NDn ANuLlUHfx1aJDT+ynhn9HBeR4W/8YhpxO9cyzGdBZcBlnqbZo5kh6ecTpQXar6yufEF0zlHvC0J rLCzSX1O0Ihj9SVTjomATvlR6+sle6ZDOPTzATHDYZpnri74a4ZXUoRgTIXZT0pVQFgf8nn1NA4 TdhWOIeBFJpgrk24BDNG4xE591LRkGM/3pL83DnYMmWW0LSexbSTvQviyNsounbVJMVwxDHKcJp /nvKLr3ISYTP+VgwbjeMskV9tYeAq5R52HxuxafB5PVLHanSjHjo/gKIRIrnHquYp5GtvvlSjT8 pRUqUFZrs5UFnSNoDzw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-23_02,2026-07-22_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 lowpriorityscore=0 malwarescore=0 suspectscore=0 bulkscore=0 priorityscore=1501 adultscore=0 impostorscore=0 phishscore=0 clxscore=1011 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607230087 Content-Type: text/plain; charset="utf-8" Add self test for riscv architecture. It uses ptrace to ptrace framework to set/unset break/watchpoint and uses signals to check triggers. Signed-off-by: Himanshu Chauhan --- tools/testing/selftests/breakpoints/Makefile | 5 + .../breakpoints/breakpoint_test_riscv.c | 219 ++++++++++++++++++ 2 files changed, 224 insertions(+) create mode 100644 tools/testing/selftests/breakpoints/breakpoint_test_ris= cv.c diff --git a/tools/testing/selftests/breakpoints/Makefile b/tools/testing/s= elftests/breakpoints/Makefile index 0b8f5acf7c78..c16782460b49 100644 --- a/tools/testing/selftests/breakpoints/Makefile +++ b/tools/testing/selftests/breakpoints/Makefile @@ -12,5 +12,10 @@ ifneq (,$(filter $(ARCH),aarch64 arm64)) TEST_GEN_PROGS +=3D breakpoint_test_arm64 endif =20 +ifneq (,$(filter $(ARCH),riscv)) +CFLAGS +=3D -static +TEST_GEN_PROGS +=3D breakpoint_test_riscv +endif + include ../lib.mk =20 diff --git a/tools/testing/selftests/breakpoints/breakpoint_test_riscv.c b/= tools/testing/selftests/breakpoints/breakpoint_test_riscv.c new file mode 100644 index 000000000000..0649940b709e --- /dev/null +++ b/tools/testing/selftests/breakpoints/breakpoint_test_riscv.c @@ -0,0 +1,219 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (C) 2026 Qualcomm Technologies, Inc. + * + * Author: Himanshu Chauhan + */ + +#define _GNU_SOURCE +#include /* Definition of PERF_* constants */ +#include /* Definition of HW_* constants */ +#include /* Definition of SYS_* constants */ +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#ifndef noinline +#define noinline __attribute__((noinline)) +#endif + +static int gfd; +sem_t ib_mtx, wp_mtx; +static int bp_triggered, wp_triggered; +static int test_func_sink; +static const int wait_timeout_sec =3D 5; + +int setup_bp(bool is_x, void *addr, int sig) +{ + struct perf_event_attr pe; + int fd; + + memset(&pe, 0, sizeof(struct perf_event_attr)); + pe.type =3D PERF_TYPE_BREAKPOINT; + pe.size =3D sizeof(struct perf_event_attr); + + pe.config =3D 0; + pe.bp_type =3D is_x ? HW_BREAKPOINT_X : HW_BREAKPOINT_W; + pe.bp_addr =3D (unsigned long)addr; + pe.bp_len =3D sizeof(long); + + pe.sample_period =3D 1; + pe.sample_type =3D PERF_SAMPLE_IP; + pe.wakeup_events =3D 1; + + pe.disabled =3D 1; + pe.exclude_kernel =3D 1; + pe.exclude_hv =3D 1; + + fd =3D syscall(SYS_perf_event_open, &pe, 0, -1, -1, 0); + if (fd < 0) { + printf("Failed to open event: %llx\n", pe.config); + return -1; + } + + fcntl(fd, F_SETFL, O_RDWR | O_NONBLOCK | O_ASYNC); + fcntl(fd, F_SETSIG, sig); + fcntl(fd, F_SETOWN, getpid()); + + ioctl(fd, PERF_EVENT_IOC_RESET, 0); + + return fd; +} + +static void sig_handler_bp(int signum, siginfo_t *oh, void *uc) +{ + int ret; + + bp_triggered++; + + printf("Breakpoint triggered!\n"); + ioctl(gfd, PERF_EVENT_IOC_DISABLE, 0); + ret =3D sem_post(&ib_mtx); + if (ret) { + printf("Failed to report BP success\n"); + return; + } +} + +static void sig_handler_wp(int signum, siginfo_t *oh, void *uc) +{ + int ret; + + printf("Watchpoint triggered!\n"); + ioctl(gfd, PERF_EVENT_IOC_DISABLE, 0); + wp_triggered++; + + ret =3D sem_post(&wp_mtx); + + if (ret) { + printf("Failed to report WP success\n"); + return; + } +} + +/* + * Keep a real instruction address for HW execute breakpoints: prevent inl= ining + * and force a visible side effect so the function can't be optimized away. + */ +static noinline void test_func(void) +{ + test_func_sink++; + __asm__ __volatile__("" : : "g" (test_func_sink)); +} + +static int trigger_bp(void) +{ + struct sigaction sa; + + memset(&sa, 0, sizeof(struct sigaction)); + sa.sa_sigaction =3D (void *)sig_handler_bp; + sa.sa_flags =3D SA_SIGINFO; + + if (sigaction(SIGIO, &sa, NULL) < 0) { + printf("Failed to setup signal handler\n"); + return -1; + } + + gfd =3D setup_bp(1, test_func, SIGIO); + + if (gfd < 0) { + printf("Failed to setup breakpoint.\n"); + return -1; + } + + ioctl(gfd, PERF_EVENT_IOC_ENABLE, 0); + + test_func(); + + ioctl(gfd, PERF_EVENT_IOC_DISABLE, 0); + + close(gfd); + + return 0; +} + +static int trigger_wp(void) +{ + struct sigaction sa; + unsigned long test_data; + + memset(&sa, 0, sizeof(struct sigaction)); + sa.sa_sigaction =3D (void *)sig_handler_wp; + sa.sa_flags =3D SA_SIGINFO; + + if (sigaction(SIGUSR1, &sa, NULL) < 0) { + printf("Failed to setup signal handler\n"); + return -1; + } + + gfd =3D setup_bp(0, &test_data, SIGUSR1); + + if (gfd < 0) { + printf("Failed to setup watchpoint\n"); + return -1; + } + + ioctl(gfd, PERF_EVENT_IOC_ENABLE, 0); + test_data =3D 0xdeadbeef; + ioctl(gfd, PERF_EVENT_IOC_DISABLE, 0); + + return 0; +} + +static int wait_event(sem_t *sem, const char *name) +{ + struct timespec ts; + + if (clock_gettime(CLOCK_REALTIME, &ts)) { + printf("%s: Failed to get current time\n", name); + return -1; + } + + /* + * Deadlock fix: avoid blocking forever on sem_wait() if the breakpoint/ + * watchpoint signal never arrives. Use a bounded wait and fail the test + * on timeout instead. + */ + ts.tv_sec +=3D wait_timeout_sec; + if (!sem_timedwait(sem, &ts)) + return 0; + + if (errno =3D=3D ETIMEDOUT) + printf("%s: Timed out waiting for event\n", name); + else + printf("%s: sem_timedwait() failed with %d\n", name, errno); + + return -1; +} + +int main(int argc, char *argv[]) +{ + sem_init(&ib_mtx, 0, 0); + if (trigger_bp() < 0) + return -1; + if (wait_event(&ib_mtx, "Breakpoint") < 0) + return -1; + + if (bp_triggered) + printf("Breakpoint test passed!\n"); + + sem_init(&wp_mtx, 0, 0); + if (trigger_wp() < 0) + return -1; + if (wait_event(&wp_mtx, "Watchpoint") < 0) + return -1; + + if (wp_triggered) + printf("Watchpoint test passed!\n"); + + return 0; +} --=20 2.43.0 From nobody Fri Jul 24 21:53:24 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 834C440B109 for ; Thu, 23 Jul 2026 08:49:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784796545; cv=none; b=urDYXB8HtkMHEMIpj7rt8OjEa1xeEgzCPKli8OkkENKDCdTM8OSWmuqOVvStwzsSvtpmMdsIkp0GIbzeMq/Etw0OmUZZc5MOylQtwt25s6zMNx44M7TTj7uraoUokDOZF1GISoNW1AHwXWJE9qAoSsC3rmE3ZhR6bDqqoubSEdY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784796545; c=relaxed/simple; bh=X3a82cYag1G2mvMyz5jUZueJ6G1UZClE0kYGtIhQfZs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Jl1DoPsdOjwkdFHYXsOhe14gugniIUAT3bW9JS5tbgYEY+0PFZWomTLV9VFjAFCI1+xIfrKhnBJxx0iX8b3e6zXJ4teY6B1p2bKD8DLuqpgk4kjjk0/9r/PEjst7f7fTAhq+JU0eM29B37CVYqHwGO8gj17cM2EyCuF/618+lds= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=VoyKSaPu; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=EfXxbhyp; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="VoyKSaPu"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="EfXxbhyp" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66N7BfVT3410665 for ; Thu, 23 Jul 2026 08:49:02 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=wOcPZDRUlYj BEVpd9CAl34xvqBasHL5p9oV5/4lGuw8=; b=VoyKSaPudSvNyXbR8qQ+QilLB2E vOuSnqQNq+wFYHDbgkjB71KUeaouLX+T/aRY2JXgLJZfuty/nPGl2O4e6Oinfpsn 8yKA/7lWp0VnMJPOR9UfXjEZgQ2uBaOkTJGfN9/IGfKSG47M2z3ZnmEgHzaK/bkx wrLxGlXDcJMAoX2HnMl86T7WpbCpHxJQfBCtN45WTokQ7F9jZAIri/kjvyXzo3gb Xe0r1Gq9cLfmD/LC5rdtj/EDsZE9gfav92GfDGBtJMmrQxCciwxk/oGyJKmWgu/n +gwBabriSMzb9inVls+mCZzhZ9XS4QOGtkaKjVdc0+ijFMnyEnRMa23jSng== Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fkayh95d1-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 23 Jul 2026 08:49:02 +0000 (GMT) Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-38eca0a80f5so238538a91.0 for ; Thu, 23 Jul 2026 01:49:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784796541; x=1785401341; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=wOcPZDRUlYjBEVpd9CAl34xvqBasHL5p9oV5/4lGuw8=; b=EfXxbhypUrHLEMZrUFcwR7jih5lCrM7SxfPSRrAhhYfClTucxIEaWiyvEW8QIgYDgg fInaKG+Roua90trses1qaZ+jlphs72urgC8C2IpHFxY2LEVm8eeEWq0xcYAKDtwHWrcQ 6skOtPrL45OjZc/icB4HZEND9sxryWx6uQZ0oOxlpPIayce+14ipH+9Va+P4Av7xn45A tnTjhdfxZxFLwwqN2yLZ86/x44Xgmtn8GNXcvspsOs2tjG+Wjisb54C8QA1AHTqY3td0 Ff71bxeOu/AcyMsczMm2lGg/NdiaQgHSGkaWznzHv9DEjZRekHMFRPzf94Uq1mBXSCAL PsMw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784796541; x=1785401341; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=wOcPZDRUlYjBEVpd9CAl34xvqBasHL5p9oV5/4lGuw8=; b=UMsXRaFWx/nP0WU70y/RdsxZFv9oxveZkkWRsDIhYrf5T1fZxhfIn+yBpkB3B9egfp avDwbuApBQCy53TbFDtheDBL+m2wGsBgHXt5aU6hBWnOL/KEEKZbUBnMziE79zLoPsg6 pW8uM49JJO7Z5ONuq8Y4UwKPIo6zXsy9tdj4sniOTnYtGzrcJSduwxYVJIlB/9/aGiDS gEDZyMYyfpklzMsRPbmNtjDsFaIL6lSZo6tl4Zpv49/5vQIKqZ4qYWxeed740jqYgk5n nP32AtDu9lJQqY87R+YDRLYgHyRyicA7OJjID4xDlTz9mJxdwR4T2fBfmkB/nLuUB7DH Nqjw== X-Forwarded-Encrypted: i=1; AHgh+RoCAbKyUtEZELBZN+PjmdmAEiwX0/LA2w1E8jnHiIMjgjNaqLmaoIfQXZ7Ea367gFISWNrOrIKQOamZJG4=@vger.kernel.org X-Gm-Message-State: AOJu0YwA6DiMcLCDJ6SKxl+nFrgyR7c6r9XEST5Y8DDywudSbXpEMo9m I65AmUmOat7MjpyX8zr7ZqwA115HcVxUQgrTuJ8qK+OngtqHM/dTWvrENAs42SxV0Ob9FCCr3QW aZtx9Ge0cYuNfJXsQLf5PYgYkxTvem4OWoOyxULQDQ6eLMkT2CM/fD3+xQKro+V2HO/PBc3VslS A= X-Gm-Gg: AR+sD12s0/t2cC7XEFGGk5W7Oa/AY528upiR93RDaTYuGhQIG+loe7TrKu0P1Z0WoXp 7aaIx7mDK25sLBQ5BMDZtNkIZUxLoZQURf/DUHds7vgKVby2S5cMSSf9OLw+ruDMCTkVxCPqbZA 2MbVTQ+0PN3UUBKIhcM+AbMY1JxuuvfgOVHKkhwm+ctpdlLKStSvUOHIEkRiWL/nGHCLuPnW+iA vokshFaTCgfZHToClAMxKMMZZIspFN/ZcDZ2NuzuEQtKE4ASrkw8dClBL0k/1ML8hn5SHaaEugl 7I31klDHG3z9ZwSDdAYHEAWhrWKT6ZGL5mXWbXrduHsZe35B6TNpDuIBCu4pr3wHebZbgxw2dNz uwKrdtjBa1qp+IAl4s7o1MDx6PoikA/mC1E4Qyabsc5dEa9DHzkwmDaiL6lJuJU2aNef+kdrRmL NZaPPNN9UGMNN+v9uMWQrAOkht X-Received: by 2002:a17:90a:d88c:b0:38e:7f52:c8a9 with SMTP id 98e67ed59e1d1-38ec856cf7dmr1799196a91.15.1784796541306; Thu, 23 Jul 2026 01:49:01 -0700 (PDT) X-Received: by 2002:a17:90a:d88c:b0:38e:7f52:c8a9 with SMTP id 98e67ed59e1d1-38ec856cf7dmr1799173a91.15.1784796540842; Thu, 23 Jul 2026 01:49:00 -0700 (PDT) Received: from hu-himchau-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-13d130ce035sm13852140c88.13.2026.07.23.01.48.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 Jul 2026 01:49:00 -0700 (PDT) From: Himanshu Chauhan To: linux-riscv@lists.infradead.org Cc: qingfang.deng@linux.dev, alex@ghiti.fr, aou@eecs.berkeley.edu, palmer@dabbelt.com, pjw@kernel.org, shuah@kernel.org, linux-kernel@vger.kernel.org, Himanshu Chauhan Subject: [PATCH v5 3/3] MAINTAINERS: Add entry for RISC-V Debugging Date: Thu, 23 Jul 2026 14:18:40 +0530 Message-ID: <20260723084841.2988456-4-himanshu.chauhan@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260723084841.2988456-1-himanshu.chauhan@oss.qualcomm.com> References: <20260723084841.2988456-1-himanshu.chauhan@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Authority-Analysis: v=2.4 cv=HZgkiCE8 c=1 sm=1 tr=0 ts=6a61d57e cx=c_pps a=0uOsjrqzRL749jD1oC5vDA==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=JfrnYn6hAAAA:8 a=VwQbUJbxAAAA:8 a=8h6Es3YqzoBqtYBhd2sA:9 a=mQ_c8vxmzFEMiUWkPHU9:22 a=1CNFftbPRP8L7MoqJWF3:22 X-Proofpoint-ORIG-GUID: ACwguQE9s8cDlAU_sVfLS2FfrkPDiIx3 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzIzMDA4NyBTYWx0ZWRfX0By5o8MTJSFb 16FU8R+lEAlraWRaGKrZfu7CrMWVn5Iv1jq07avXVAt50lC8aK4RSkS3itBAcxCqRwteD4GX6NS ep01FzajmdsInlMYc8g9x6M3mkVn/uajzEqSrDzojSKQNhAXIHN7ooa1/TulVRUoUy7Ae8zMkdi voBNOBpiSuppc2n2YuHpSnFQfIeO8eD4wwv/mxZoTvqLmzsYrYH9bbhoFwlZO/S8B+GOzrYlbLq rvDQKStYpOAthubewfS/B+JtmP6QWVyt6PBPoXnBycIMmuVcwvHc4/3Go/k3SORg1ieFobxRAsU xEJCI7lc2pj1O512HEcxbB8Hpsb5D2Md8w7v2ztIwm6O1U7YGiKbzG41c9QAKRV8uM4t7C8NYhK CFGITN1cSDno7l92z4sSzCrxCTqWHEUslZPXTabDvo7u8xrs0jzBFGK2BaoxqoIHuOUSY1Q5bfL DQozSQ2VQuJ2C5oz9Mw== X-Proofpoint-GUID: ACwguQE9s8cDlAU_sVfLS2FfrkPDiIx3 X-Proofpoint-Spam-Info: AW1haW4tMjYwNzIzMDA4NyBTYWx0ZWRfX0FFV5O59bIt7 OQD3HDNeYE1z5L2cqLq/phA8A+UMnOyVZlnVJZkiSfUrA31a1m4qXV82Eb6vObT2EVqdBWezMWX TIpq8SGfjxofKO5qlzMkxqugpHUqhAo= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-23_02,2026-07-22_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 malwarescore=0 phishscore=0 bulkscore=0 suspectscore=0 priorityscore=1501 adultscore=0 spamscore=0 impostorscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607230087 Content-Type: text/plain; charset="utf-8" Added myself as maintainer for the RISC-V inline debugging with sdtrig exte= nsion Signed-off-by: Himanshu Chauhan --- MAINTAINERS | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index a674e36529f7..e7f29599221e 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -23308,6 +23308,15 @@ F: drivers/irqchip/irq-riscv-rpmi-sysmsi.c F: drivers/mailbox/riscv-sbi-mpxy-mbox.c F: include/linux/mailbox/riscv-rpmi-message.h =20 +RISC-V DEBUGGING +M: Himanshu Chauhan +L: linux-riscv@lists.infradead.org +F: arch/riscv/include/asm/hw_breakpoint.h +F: arch/riscv/include/asm/perf_event.h +F: arch/riscv/kernel/hw_breakpoint.c +F: arch/riscv/kernel/perf_* +F: drivers/perf/ + RISC-V SPACEMIT SoC Support M: Yixun Lan L: linux-riscv@lists.infradead.org --=20 2.43.0