From nobody Sat Jul 25 00:04:25 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DC80C23183C for ; Wed, 22 Jul 2026 01:14:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784682857; cv=none; b=hxmikLb33l0WbiJsrDZOY2j35PANkKyUCdgoLyeyt+9HIFxxvOppu+Fnn4Y+EHLexUqVuwp4xj0ivUSABVk4U4ABNTzjm4LjCLN0F8pv6h0RRwSIlBsT3y/0SEKxb4kURTqCnSFNuKcCP8mdV/mSvBIqZzHSHP6MIhcznU54eeE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784682857; c=relaxed/simple; bh=tQRjjrGLQhurhoVg6JDZIViVv0b1R+8JttaNXtHXaZg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=N1zday2xQJzLkUrqVQunI7tQdF39BK94E3vj1vNT0ZeCeNEQ6j/cXiMcE/At11DHa9cFfUgc2iBxj8R6e/7e42Uu9UaEN5j3YahkDaibOo3146sKy65ocMiRwHZG8M/6DDzY0d2rw1+ei3HfDQuXmj5SumB+H7Z4e1jCM0tQejs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=CYX9671v; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=kc/3pVFi; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="CYX9671v"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="kc/3pVFi" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66M1Cm1E3151125 for ; Wed, 22 Jul 2026 01:14:13 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= kBIVcQAjVYYsOGfglxOehsEMd2HTp/k3lvhCVhd/5PE=; b=CYX9671vuZfIt+xX au4XcaSKIcre2A0riu8zYCAbTZcxouSraEUlbpDo+UAqzLg4ltp1427pE2tEPVrv F1xX22tIlCaiwX64ssxlDF113tmZ4L4iXDI5O5fEKrqwhBBD7ktXSW0IoTy9r/mW AkfrZyM2wBVzLLCS2z8/xcuvgEqgzNRoDvAh3jL7lOL0yrHoTtp4O5HL5ZsgmEMo gZqpbu+9CkBNHD3nv3oJZSOmcOf1StsBoAisW1zRKjwn2ZdwFNkJZEHJ/+3+h0y0 Oc8fw++4fKvbYAAJJWRohZWjF6w0F2Mw9OgffGFBJ8sKWq87OYTT/2a996WpAiDF 1SQg8Q== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fjd5e1j7w-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 22 Jul 2026 01:14:13 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-38e2f61c09dso8693853a91.2 for ; Tue, 21 Jul 2026 18:14:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784682853; x=1785287653; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=kBIVcQAjVYYsOGfglxOehsEMd2HTp/k3lvhCVhd/5PE=; b=kc/3pVFiLLpHKaI3vbd4ochKM/6wKgVuVHG4lQ+o3bcUy/Pbr3gYaxV5QG2VNTIDza gpbtS8A4wJuAgKaUSYx/O41EkfTU1rJwgRIKkQUovQkPwCkeH3NY42T725/Aoq31CbS9 bV5MEy5Ji8yJq40gHWaoGkbkLWrPLx2W4nmRAVoJ+0NpNaFEvmHQ6MLHi3b+imV9E42U CT+fUmSb9i/GoG6kHWbwJFa567x+7V1pXJuqK4hI3rNlOkuv7ASR+niDXhSD2lq0Yx/P 6n3E+4p/wW56jXLUYcQ6CmfSNWNnHvnwuAl7Zdn/qacVwf/W2wFH7WK2yRcFpP9wAQqj GxYw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784682853; x=1785287653; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=kBIVcQAjVYYsOGfglxOehsEMd2HTp/k3lvhCVhd/5PE=; b=atj9ORy3XnrbNY1dscI/ezsp+bDe/JnCl74mT0ZR6qpD8yCeG8DxRmnL8Lbkzg74Db kRpNwJ3A/jmohyfKBryEMOZbN+VJOiPs0jygk7h9m2mnKEIk2kVegCvbztHftiqByLu7 TT6RvtFRjccXE64tsp5edGoJnBjRafuvaOz35rMEG3aczHyzksl8uHuU+4Q4kMaGKpsR nPJXSL7dE+sFGioE4cGka2cB6bV9dikiIdQIwXMZgSRCxa3TgNI0Fa7ZBIDt+IyT5lsl OdqZr9KTPfSUzo0QATBQyWWhPmlfb+PaQLlGv55YO5EPH7wMOMvbE2KmAGsCTUDw8ZBT IgHg== X-Forwarded-Encrypted: i=1; AHgh+RoIV2R/1fUK0K6H8DO8C7x9MQaSx+j5XHub3oKAQ/LnzztRVzHOdJwUh9EyNnnVplHzADRBwZz9YFxntyQ=@vger.kernel.org X-Gm-Message-State: AOJu0YwjfUMon96R7KQRM0tUEiDVlbCGKElGANHVeZCD1WJ+XhJyMjbL U972Zphr9eLjaPQnm0HbHBbPH/3APuGjEvVRgQclgt3V6HTImPHuR6Fh7Gufi/ipAQc7DRFBf4J 3r1frKGovDYYOhV33qnubxWeCYymuZJdyrwnfS/fYCHYfNInGQw51hx1VnkwLlgZ+Mxk= X-Gm-Gg: AR+sD10HcqMh8750btSVAviN8uOZh6JvMdJRksWfIxbZCd4SSSeKpYRmRbpqD3xgipe uVAIb9QjEcYA8hmZYnPTl90/zmZVifATH8AcIwHCgLIR6XG3BHV1jd61yl4ikmIo/xGjvwPiFiA D1FVslbMeEV3A2JLrz+12/Rr+vFs6bPtJybpxBee4dM1lAUGi3sNRFAQtLltDmpcNe7/vdC/SNB L5axHLO7TH/fgJGnAuW855hga5k7Lw7ptsRM+ZTlm8DADE+cwfn4tHZyPTZeVTTkY904KTp61ol eMKJPsLQtZeQuEfGvbkRyMCkdWdiVo60sHZJMy5hkhz1xx8RC/Rdl0AoTuQ4zsQH/m7iUB5u0zo degnc1WFotwuM5o5ORB/m3hiraRy0W3r7VYzG5S1T/NNZY01mbtLMfam6DIf/nz4= X-Received: by 2002:a17:90b:2e90:b0:381:6c5:3f63 with SMTP id 98e67ed59e1d1-38e4b418439mr20460532a91.6.1784682852853; Tue, 21 Jul 2026 18:14:12 -0700 (PDT) X-Received: by 2002:a17:90b:2e90:b0:381:6c5:3f63 with SMTP id 98e67ed59e1d1-38e4b418439mr20460479a91.6.1784682852018; Tue, 21 Jul 2026 18:14:12 -0700 (PDT) Received: from jiegan-gv.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-38ea7b4da35sm160380a91.17.2026.07.21.18.14.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Jul 2026 18:14:11 -0700 (PDT) From: Jie Gan Date: Wed, 22 Jul 2026 09:13:47 +0800 Subject: [PATCH v3 1/2] dt-bindings: arm: coresight-ctcu: document CTCU device for shikra Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260722-add-coresight-nodes-for-shikra-v3-1-1400a3454e9f@oss.qualcomm.com> References: <20260722-add-coresight-nodes-for-shikra-v3-0-1400a3454e9f@oss.qualcomm.com> In-Reply-To: <20260722-add-coresight-nodes-for-shikra-v3-0-1400a3454e9f@oss.qualcomm.com> To: Suzuki K Poulose , Mike Leach , James Clark , Leo Yan , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Tingwei Zhang , Bjorn Andersson , Konrad Dybcio , Yuanfang Zhang , Mao Jinlong , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, Jie Gan X-Mailer: b4 0.14.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784682838; l=948; i=jie.gan@oss.qualcomm.com; s=20250909; h=from:subject:message-id; bh=tQRjjrGLQhurhoVg6JDZIViVv0b1R+8JttaNXtHXaZg=; b=jBakBYCNzDdjVoMi5eDvzHX1E+IdgD6H1Fcbk/cuN0Kd6M8m0FR7gpM5zzunUVXs5JyxpLzSO 5hSv83maoH6AYpsiiaJH+r7Tuieo4//oOCgQQRdIycA0s3DMr6HbMRb X-Developer-Key: i=jie.gan@oss.qualcomm.com; a=ed25519; pk=3LxxUZRPCNkvPDlWOvXfJNqNO4SfGdy3eghMb8puHuk= X-Proofpoint-GUID: PdavufF7BGM8teh9kMhISpbQE_Kxy14U X-Authority-Analysis: v=2.4 cv=CbE4Irrl c=1 sm=1 tr=0 ts=6a601965 cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8 a=bwSPl2VgRa2lNh99CM4A:9 a=QEXdDO2ut3YA:10 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-ORIG-GUID: PdavufF7BGM8teh9kMhISpbQE_Kxy14U X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzIyMDAwOCBTYWx0ZWRfX4nJMaZQb2E28 zWcdyEzOUv3kH0pT9ZO0l05Be3XtsZk4TPJvz7tmSDaokbdPvIMyCY2vYpkqbIRDwMmvwmvcPVM E3Ffj0v6G7IcpApCXDRd6rjudL/3dAd1XUCBSyK+Zbzg3fcucVpz5IzLqq5lTKF/UWQlsNpWDmv iTAniuHF+k88KP2k2tKARtntxjL6eLv+N7zMq/oqqQVEonK/DPSqmJYYg3nvGT6MHDsMpKVxNQK XupkHaEGgBnmcFmYqqckOOyAQYiAvFMaKS7GkjpF/xL+qTz8+atV2SESI7Ff6/drlpcFklEygvt cJ9HNUlbC3bajmxbIUPyrO7Qws+U9P4UVSw3rSZaS4lBTKQ3ydaFfBEa17dx5kgEMwdcnnH0Nrs cfdLu6ZQ+cuj607GZOnK4T1/seBYtJFGV+TB4bkMxgjLSOQDwPPOA/DlbjjyCqvQuJLJYjwglGi 9tEM0TMJqfvRmJgKQcw== X-Proofpoint-Spam-Info: AW1haW4tMjYwNzIyMDAwOCBTYWx0ZWRfXy84IuhjlnZF3 u8uD4tpKe8NgsTeJiQxX4bd105Ic58c8l35dNQ/Adg3Y37vF8jU41SjlSw1I5aIWuEmslN3dSIY p3+iLEzeH5b8N0B9rIKJASxM8erJ6Rg= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-22_01,2026-07-21_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 adultscore=0 suspectscore=0 clxscore=1015 spamscore=0 malwarescore=0 bulkscore=0 impostorscore=0 lowpriorityscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607220008 The CTCU device for shikra shares the same configurations as SA8775p. Add a fallback to enable the CTCU for shikra to utilize the compatible of the SA8775p. Signed-off-by: Jie Gan --- Documentation/devicetree/bindings/arm/qcom,coresight-ctcu.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/qcom,coresight-ctcu.yaml= b/Documentation/devicetree/bindings/arm/qcom,coresight-ctcu.yaml index f3f3feac4ce2..335a8e1a5a9e 100644 --- a/Documentation/devicetree/bindings/arm/qcom,coresight-ctcu.yaml +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-ctcu.yaml @@ -32,6 +32,7 @@ properties: - qcom,glymur-ctcu - qcom,kaanapali-ctcu - qcom,qcs8300-ctcu + - qcom,shikra-ctcu - qcom,sm8750-ctcu - qcom,x1e80100-ctcu - const: qcom,sa8775p-ctcu --=20 2.34.1 From nobody Sat Jul 25 00:04:25 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D395C2DB7B8 for ; Wed, 22 Jul 2026 01:14:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784682868; cv=none; b=A5xtv91b3DtSDH9XiZeuchlNBQJjhflR7+nT7Sq7MoY/WIm4uTWBV1vEC8OCYeZKQKlhLZX4080qNoe1y7GatSQtXGbtoAxVGTojSpcWExZM3GhZcgj/w8/gtUkVyxNpj3Gk1oEdLZOw95ksazx/XW240UHuFkOykxOv9BSTN5A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784682868; c=relaxed/simple; bh=cnjRfXOGCiLdO/PiqrdR1gHMAwcIDL3Y5bbe8uCeOcs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=YCG5iVGZrGlkkBYtcWZU1aMqiFKYDe/kuHWoUl5RisWuclWZXqvR4uaPuLEUKMN5Nt+pYbnsNopDqHQtknZTuRGS9lZWkzm8r79Hp+qXPGwUzhPHizZ6alLgxzbXfCLWDM1k7y+kfaS3o98KSMj63iAGR7qnS8EPEynsWKnkX2o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=cHx8mKCD; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Vpvoads0; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="cHx8mKCD"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Vpvoads0" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66M1CDmt3476981 for ; Wed, 22 Jul 2026 01:14:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= XEXpysVN2Cq1RmgHhBcEAoYNQnMTgQ3salknRUMhBIE=; b=cHx8mKCD+Wbd+esk 8cn25+rgPAEZra3ZouQ3vtAvhyify0vQReSE6NeXZ2owdQuhdqIEafZWVwqVXgcR C5sV+BbH+9FzNoeO9+F3xgHbjp4++AaRezSmXXz9rInzereNXl0OFFdG00zN01zg Oj3qnBXnSSLA+pTJVFMSY+PAJ//qVmpCDTH16BFSGxX9rXM9US0Q6ll2FzRM6RYn H0eYJ/+CSWJBXWwkqCVoalCjFbDaTfUFmSoMUSD+ecCFYoFbhaRY3YvuTgV43LBI o6fW7v3eyJvjxFouJtEz/QqwI7xAUjqh6wnPstTLck4BOfbSBK09lP0k4WA9yEaP rfZGGg== Received: from mail-pj1-f69.google.com (mail-pj1-f69.google.com [209.85.216.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fjd6d1je2-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 22 Jul 2026 01:14:21 +0000 (GMT) Received: by mail-pj1-f69.google.com with SMTP id 98e67ed59e1d1-38e22137fb3so10807126a91.0 for ; Tue, 21 Jul 2026 18:14:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784682861; x=1785287661; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=XEXpysVN2Cq1RmgHhBcEAoYNQnMTgQ3salknRUMhBIE=; b=Vpvoads0FI3TEjlH3R5o58ha4IUpnuY/QzmltkiI57diNd9J7gVFzL3T5BzyNEBXcb 1GHsMBDqkmSboFTEX64TpI6DzCPS38RfaqAKabdPvsEZFT4P0aAh+SGVuC5vx+RbDlAw UcAPvxElxKzCAU4MjjvrDbxFZ0ep7JRZUN4X6RnfT+91+7Lt4ivDl3T3GCVYrzz42aEQ 9kLNAjx9D8YcDymMhex6RDr+IuFnbHiVve5Dd+55ILBoJbo+AWfUDbgv21FQPTnf7NA6 oIRFne7z4Q/uchmMmIbOzHTt/0OF+uOwjG/cygKzGjd8Bz6OHcAFZjGC1kUaOsmt636Q I2SA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784682861; x=1785287661; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=XEXpysVN2Cq1RmgHhBcEAoYNQnMTgQ3salknRUMhBIE=; b=D74skf6XYynu/dIrSuds74N55J+hRTB93EZD9BTTy86pf0XlF7q1LmSuVs9AxK4ej0 VfNrrNx8RUbqBQi509HVdq4Ec2sORyO1OIAwvn2CXQB9ULRaJFiQO2bcf7zSpp0/PMqw pqsPhsrJWH2Id1TSQPt7Q2kuKajL4eVlWk9eFOVHiKNgNO2YT0mrUA6bytEeRKX39jJS rdGTrhfrBOqDUPX/q2s+VfEsicqjiNuBRL+FU4wfuoX+ZBRTE5DKkmSbvA3h1d+0tn5F Y0y8LHNzqP2wY2bEI1cK2wp2/QoIQuVgcWDD6lHKMEcFerafcT6/Gcw+flboNQ/+Eqdi ImDg== X-Forwarded-Encrypted: i=1; AHgh+Rq63Reijs5SxaGMjCJp64Byo36TjX8PfyBjk/T2x4gv/6WJ8cg0riW6HjwQp6JY0GWnmvmRROugTY5xfdY=@vger.kernel.org X-Gm-Message-State: AOJu0YzhMR/JDJxyv2jQIcoKiX+C/225uWvTPgHc8ngNILrxURf32B+M zgOgUD019piBNYxZgkwwnsYFt/8WrNy8cffFhJfzJ2ZqOQuKabHSUzLVeD1hEKyTnYEGpq4ZkUj B6W/4JLSpVJrUQDLaNnjufyNM9NhCxid5jzwfB6px9BcLjIDPCQd0k/0RsKzwn1iF3IU= X-Gm-Gg: AR+sD11HzjlSzYMtGxy7UA0rsQMH/Zu/GXdwdB4YqkTDL4VIYgV+MAoj2Hyhlsc8TVE ZC4RnQ4NK56tDzkHM/rAmjlxvngKb/IURr/N9uJ4Hx6nRzA4ueludpNEWVlEfrnS664IIOIhuzs zK085JhiC+iFMdpSl6idSGfXLgzCYmNT2sW3kTda3nCFoMVhoX1ncWEkgikDIBehVtNFQo7Ceuy HMrsk8HT/RYe/tXBBhkI0mQLghJeZVSg8XaVzdcXa3it+d3Ep4MOfwzUVzV2dPISvy1fVlhX0Iy HZVZ8MfZM0ZUgBcWmJAypekfBsyUwdDpmWFF2wJQg/qculyhpvQbTPPMVcZKlaXQrDAhI/DvUc/ Upn5a4yYJa/pP7qoZqouAucSo1sR2YIGD5fo8fWS1g6ZDkFm/5BhANm8Di0AVw3s= X-Received: by 2002:a17:90b:5543:b0:38d:eaec:4383 with SMTP id 98e67ed59e1d1-38e4b516123mr21203564a91.22.1784682860171; Tue, 21 Jul 2026 18:14:20 -0700 (PDT) X-Received: by 2002:a17:90b:5543:b0:38d:eaec:4383 with SMTP id 98e67ed59e1d1-38e4b516123mr21203518a91.22.1784682859492; Tue, 21 Jul 2026 18:14:19 -0700 (PDT) Received: from jiegan-gv.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-38ea7b4da35sm160380a91.17.2026.07.21.18.14.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Jul 2026 18:14:18 -0700 (PDT) From: Jie Gan Date: Wed, 22 Jul 2026 09:13:48 +0800 Subject: [PATCH v3 2/2] arm64: dts: qcom: shikra: Add coresight nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260722-add-coresight-nodes-for-shikra-v3-2-1400a3454e9f@oss.qualcomm.com> References: <20260722-add-coresight-nodes-for-shikra-v3-0-1400a3454e9f@oss.qualcomm.com> In-Reply-To: <20260722-add-coresight-nodes-for-shikra-v3-0-1400a3454e9f@oss.qualcomm.com> To: Suzuki K Poulose , Mike Leach , James Clark , Leo Yan , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Tingwei Zhang , Bjorn Andersson , Konrad Dybcio , Yuanfang Zhang , Mao Jinlong , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, Jie Gan X-Mailer: b4 0.14.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784682838; l=27710; i=jie.gan@oss.qualcomm.com; s=20250909; h=from:subject:message-id; bh=cnjRfXOGCiLdO/PiqrdR1gHMAwcIDL3Y5bbe8uCeOcs=; b=N8PBN8mxiVInGKuMbC5XkD0y6YsJY3oIEtUY0vikoB8hJqUJkaxnsXlC+mxeZLszQIN9IK/+i u9haStZ7OlqDLy+Pc2QVJsvFJffOSb4xKT4geU4W7t7HJO0TfTV6Vj2 X-Developer-Key: i=jie.gan@oss.qualcomm.com; a=ed25519; pk=3LxxUZRPCNkvPDlWOvXfJNqNO4SfGdy3eghMb8puHuk= X-Proofpoint-GUID: lBMVIuTegMrLb01ZL9_Bi5pelGB9bqlX X-Proofpoint-ORIG-GUID: lBMVIuTegMrLb01ZL9_Bi5pelGB9bqlX X-Authority-Analysis: v=2.4 cv=XaG5Co55 c=1 sm=1 tr=0 ts=6a60196d cx=c_pps a=vVfyC5vLCtgYJKYeQD43oA==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=cwPG6XMBaqf5cbKo9vYA:9 a=6PrL1bzTSInMHGBt:21 a=QEXdDO2ut3YA:10 a=rl5im9kqc5Lf4LNbBjHf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzIyMDAwOCBTYWx0ZWRfX28G0sniQLCzw 6W/3pKeyr81luLKUAUqkHXbXxyfEFa6BluhVujPWCH8N9CLqyId61rEJm4AKLNxh/yZnxtOh1K/ hpIUnp1EokcRRe4vt6VONp/6KHDuDT9jTXXflUjNC5igOGhmY8XlC78yjt7h4IQ+STDv5TxBpnB Xs2C5RyDssy5LUOjvCfJHvb9umZWsptkx/gdJ4RjetVz9+QAZIpNVFD67H2G8PuceHbTkZiqGtm qHu0Z/gkVtdMunsZrHYPSv31pJQosbhQgs+AHCbp3oQrbB7G2tUes2dKlBHEjBcX9j58gMk60YO g8MnUjk1QgTSuOXt2hRgUO8XQNCCClTZ5jTYz4Q9pHrABYzNddkntFrxCu7alE3dGZri/rJvuEP /gjXaFdfLajcr1xc566ip9O5IMBxJbZQXWqfV2RNFUBU7XJoV3SlHUBZ7kG4iZknPagmiiHVDDr eSHe14vIK/rx+HkbfSw== X-Proofpoint-Spam-Info: AW1haW4tMjYwNzIyMDAwOCBTYWx0ZWRfX5ViufoxdFSeI N7e5pfWggZ4u7wc23loay0RmBVYUOQJVbMC/OO3lu9DfsZY6UbZTs6tO73ED1c8yMAKBcJ7KqJD ieaeBabKCLOyr0+8FE+7/Q554I21d8w= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-22_01,2026-07-21_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 priorityscore=1501 spamscore=0 lowpriorityscore=0 suspectscore=0 bulkscore=0 impostorscore=0 clxscore=1015 malwarescore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607220008 Add DT nodes for the CoreSight debug and trace subsystem on Qualcomm Shikra SoC. Signed-off-by: Jie Gan --- arch/arm64/boot/dts/qcom/shikra.dtsi | 1295 ++++++++++++++++++++++++++++++= ++++ 1 file changed, 1295 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index 4e5bc9e17c8e..eb0f3c36068f 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -113,6 +113,88 @@ l3: l3-cache { }; }; =20 + dummy-eud { + compatible =3D "arm,coresight-dummy-sink"; + + label =3D "eud"; + + in-ports { + port { + eud_in: endpoint { + remote-endpoint =3D <&replicator_eud_out1>; + }; + }; + }; + }; + + etm0 { + compatible =3D "arm,coresight-etm4x-sysreg"; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + cpu =3D <&cpu0>; + qcom,skip-power-up; + + out-ports { + port { + etm0_out: endpoint { + remote-endpoint =3D <&funnel_cpuss0_in0>; + }; + }; + }; + }; + + etm1 { + compatible =3D "arm,coresight-etm4x-sysreg"; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + cpu =3D <&cpu1>; + qcom,skip-power-up; + + out-ports { + port { + etm1_out: endpoint { + remote-endpoint =3D <&funnel_cpuss0_in1>; + }; + }; + }; + }; + + etm2 { + compatible =3D "arm,coresight-etm4x-sysreg"; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + cpu =3D <&cpu2>; + qcom,skip-power-up; + + out-ports { + port { + etm2_out: endpoint { + remote-endpoint =3D <&funnel_cpuss0_in2>; + }; + }; + }; + }; + + etm3 { + compatible =3D "arm,coresight-etm4x-sysreg"; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + cpu =3D <&cpu3>; + qcom,skip-power-up; + + out-ports { + port { + etm3_out: endpoint { + remote-endpoint =3D <&funnel_cpuss0_in3>; + }; + }; + }; + }; + firmware { scm { compatible =3D "qcom,scm-shikra", "qcom,scm"; @@ -131,6 +213,21 @@ memory@80000000 { reg =3D <0x0 0x80000000 0x0 0x0>; }; =20 + modem-etm0 { + compatible =3D "arm,coresight-dummy-source"; + + label =3D "modem_etm0"; + arm,static-trace-id =3D <36>; + + out-ports { + port { + modem_etm0_out: endpoint { + remote-endpoint =3D <&funnel_in1_in4>; + }; + }; + }; + }; + pmu-a55 { compatible =3D "arm,cortex-a55-pmu"; interrupts =3D ; @@ -640,6 +737,1189 @@ &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, }; }; =20 + ctcu@8001000 { + compatible =3D "qcom,shikra-ctcu", "qcom,sa8775p-ctcu"; + reg =3D <0x0 0x08001000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb"; + + in-ports { + port { + ctcu_in0: endpoint { + remote-endpoint =3D <&etr0_out>; + }; + }; + }; + }; + + stm@8002000 { + compatible =3D "arm,coresight-stm", "arm,primecell"; + reg =3D <0x0 0x08002000 0x0 0x1000>, + <0x0 0x0e280000 0x0 0x180000>; + reg-names =3D "stm-base", + "stm-stimulus-base"; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + stm_out: endpoint { + remote-endpoint =3D <&funnel_in0_in7>; + }; + }; + }; + }; + + tpdm@8003000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08003000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_dcc"; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_dcc_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in0>; + }; + }; + }; + }; + + tpda@8004000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x08004000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + tpda_qdss_in0: endpoint { + remote-endpoint =3D <&tpdm_dcc_out>; + }; + }; + + port@1 { + reg =3D <1>; + + tpda_qdss_in1: endpoint { + remote-endpoint =3D <&tpdm_spdm_out>; + }; + }; + }; + + out-ports { + port { + tpda_qdss_out: endpoint { + remote-endpoint =3D <&funnel_in0_in6>; + }; + }; + }; + }; + + tpdm@800f000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x0800f000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_spdm"; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_spdm_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in1>; + }; + }; + }; + }; + + funnel@8041000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x08041000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@5 { + reg =3D <5>; + + funnel_in0_in5: endpoint { + remote-endpoint =3D <&snoc_out>; + }; + }; + + port@6 { + reg =3D <6>; + + funnel_in0_in6: endpoint { + remote-endpoint =3D <&tpda_qdss_out>; + }; + }; + + port@7 { + reg =3D <7>; + + funnel_in0_in7: endpoint { + remote-endpoint =3D <&stm_out>; + }; + }; + }; + + out-ports { + port { + funnel_in0_out: endpoint { + remote-endpoint =3D <&funnel_merg_in0>; + }; + }; + }; + }; + + funnel@8042000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x08042000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@1 { + reg =3D <1>; + + funnel_in1_in1: endpoint { + remote-endpoint =3D <&tpda_aodbg_out>; + }; + }; + + port@4 { + reg =3D <4>; + + funnel_in1_in4: endpoint { + remote-endpoint =3D <&modem_etm0_out>; + }; + }; + + port@6 { + reg =3D <6>; + + funnel_in1_in6: endpoint { + remote-endpoint =3D <&funnel_cpuss1_out>; + }; + }; + + port@7 { + reg =3D <7>; + + funnel_in1_in7: endpoint { + remote-endpoint =3D <&funnel_center_out>; + }; + }; + }; + + out-ports { + port { + funnel_in1_out: endpoint { + remote-endpoint =3D <&funnel_merg_in1>; + }; + }; + }; + }; + + funnel@8045000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x08045000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + funnel_merg_in0: endpoint { + remote-endpoint =3D <&funnel_in0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + funnel_merg_in1: endpoint { + remote-endpoint =3D <&funnel_in1_out>; + }; + }; + }; + + out-ports { + port { + funnel_merg_out: endpoint { + remote-endpoint =3D <&tmc_etf_in>; + }; + }; + }; + }; + + replicator@8046000 { + compatible =3D "arm,coresight-dynamic-replicator", "arm,primecell"; + reg =3D <0x0 0x08046000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + replicator_qdss_in: endpoint { + remote-endpoint =3D <&tmc_etf_out>; + }; + }; + }; + + out-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + replicator_qdss_out0: endpoint { + remote-endpoint =3D <&etr0_in>; + }; + }; + + port@1 { + reg =3D <1>; + + replicator_qdss_out1: endpoint { + remote-endpoint =3D <&replicator_eud_in>; + }; + }; + }; + }; + + tmc@8047000 { + compatible =3D "arm,coresight-tmc", "arm,primecell"; + reg =3D <0x0 0x08047000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + tmc_etf_in: endpoint { + remote-endpoint =3D <&funnel_merg_out>; + }; + }; + }; + + out-ports { + port { + tmc_etf_out: endpoint { + remote-endpoint =3D <&replicator_qdss_in>; + }; + }; + }; + }; + + tmc@8048000 { + compatible =3D "arm,coresight-tmc", "arm,primecell"; + reg =3D <0x0 0x08048000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + iommus =3D <&apps_smmu 0x0160 0x0>; + arm,scatter-gather; + + in-ports { + port { + etr0_in: endpoint { + remote-endpoint =3D <&replicator_qdss_out0>; + }; + }; + }; + + out-ports { + port { + etr0_out: endpoint { + remote-endpoint =3D <&ctcu_in0>; + }; + }; + }; + }; + + replicator@804a000 { + compatible =3D "arm,coresight-dynamic-replicator", "arm,primecell"; + reg =3D <0x0 0x0804a000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + replicator_eud_in: endpoint { + remote-endpoint =3D <&replicator_qdss_out1>; + }; + }; + }; + + out-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@1 { + reg =3D <1>; + + replicator_eud_out1: endpoint { + remote-endpoint =3D <&eud_in>; + }; + }; + }; + }; + + tpdm@8800000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08800000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_cdsp"; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <4>; + + out-ports { + port { + tpdm_cdsp_out: endpoint { + remote-endpoint =3D <&funnel_cdsp_in0>; + }; + }; + }; + }; + + funnel@8801000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x08801000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + funnel_cdsp_in0: endpoint { + remote-endpoint =3D <&tpdm_cdsp_out>; + }; + }; + }; + + out-ports { + port { + funnel_cdsp_out0: endpoint { + remote-endpoint =3D <&tpda_center_in3>; + }; + }; + }; + }; + + cti@8807000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08807000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_turing_q6"; + }; + + cti@8833000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08833000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_mss_q6"; + }; + + tpdm@8840000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08840000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_vsense"; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_vsense_out: endpoint { + remote-endpoint =3D <&tpda_center_in6>; + }; + }; + }; + }; + + tpdm@8844000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08844000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_dlct_1"; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_dlct_1_out: endpoint { + remote-endpoint =3D <&tpda_center_in13>; + }; + }; + }; + }; + + tpda@8845000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x08845000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + tpda_center_in0: endpoint { + remote-endpoint =3D <&funnel_mcu_out>; + }; + }; + + port@2 { + reg =3D <2>; + + tpda_center_in2: endpoint { + remote-endpoint =3D <&tpdm_dlct_out>; + }; + }; + + port@3 { + reg =3D <3>; + + tpda_center_in3: endpoint { + remote-endpoint =3D <&funnel_cdsp_out0>; + }; + }; + + port@4 { + reg =3D <4>; + + tpda_center_in4: endpoint { + remote-endpoint =3D <&funnel_ddr_out0>; + }; + }; + + port@6 { + reg =3D <6>; + + tpda_center_in6: endpoint { + remote-endpoint =3D <&tpdm_vsense_out>; + }; + }; + + port@7 { + reg =3D <7>; + + tpda_center_in7: endpoint { + remote-endpoint =3D <&tpdm_prng_out>; + }; + }; + + port@8 { + reg =3D <8>; + + tpda_center_in8: endpoint { + remote-endpoint =3D <&tpdm_west_out>; + }; + }; + + port@9 { + reg =3D <9>; + + tpda_center_in9: endpoint { + remote-endpoint =3D <&tpdm_qm_out>; + }; + }; + + port@a { + reg =3D <0xa>; + + tpda_center_in10: endpoint { + remote-endpoint =3D <&tpdm_pimem_out>; + }; + }; + + port@d { + reg =3D <0xd>; + + tpda_center_in13: endpoint { + remote-endpoint =3D <&tpdm_dlct_1_out>; + }; + }; + }; + + out-ports { + port { + tpda_center_out: endpoint { + remote-endpoint =3D <&funnel_center_in0>; + }; + }; + }; + }; + + funnel@8846000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x08846000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + funnel_center_in0: endpoint { + remote-endpoint =3D <&tpda_center_out>; + }; + }; + }; + + out-ports { + port { + funnel_center_out: endpoint { + remote-endpoint =3D <&funnel_in1_in7>; + }; + }; + }; + }; + + tpdm@884c000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x0884c000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_prng"; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_prng_out: endpoint { + remote-endpoint =3D <&tpda_center_in7>; + }; + }; + }; + }; + + tpdm@8850000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08850000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_pimem"; + qcom,cmb-element-bits =3D <64>; + qcom,dsb-element-bits =3D <32>; + + out-ports { + port { + tpdm_pimem_out: endpoint { + remote-endpoint =3D <&tpda_center_in10>; + }; + }; + }; + }; + + tpdm@8980000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08980000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_mcu"; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <16>; + + out-ports { + port { + tpdm_mcu_out: endpoint { + remote-endpoint =3D <&funnel_mcu_in0>; + }; + }; + }; + }; + + funnel@8982000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x08982000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + funnel_mcu_in0: endpoint { + remote-endpoint =3D <&tpdm_mcu_out>; + }; + }; + }; + + out-ports { + port { + funnel_mcu_out: endpoint { + remote-endpoint =3D <&tpda_center_in0>; + }; + }; + }; + }; + + tpdm@89d0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x089d0000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_qm"; + qcom,dsb-element-bits =3D <32>; + + out-ports { + port { + tpdm_qm_out: endpoint { + remote-endpoint =3D <&tpda_center_in9>; + }; + }; + }; + }; + + tpdm@8a01000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08a01000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_mapss"; + qcom,cmb-element-bits =3D <32>; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <16>; + + out-ports { + port { + tpdm_mapss_out: endpoint { + remote-endpoint =3D <&tpda_aodbg_in>; + }; + }; + }; + }; + + cti@8a02000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08a02000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_mapss"; + }; + + tpda@8a04000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x08a04000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + tpda_aodbg_in: endpoint { + remote-endpoint =3D <&tpdm_mapss_out>; + }; + }; + }; + + out-ports { + port { + tpda_aodbg_out: endpoint { + remote-endpoint =3D <&funnel_in1_in1>; + }; + }; + }; + }; + + tpdm@8a58000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08a58000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_west"; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <16>; + + out-ports { + port { + tpdm_west_out: endpoint { + remote-endpoint =3D <&tpda_center_in8>; + }; + }; + }; + }; + + cti@8b30000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08b30000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_cortex_m3"; + }; + + tpdm@8b58000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08b58000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_dlct"; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <16>; + + out-ports { + port { + tpdm_dlct_out: endpoint { + remote-endpoint =3D <&tpda_center_in2>; + }; + }; + }; + }; + + cti@8b59000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08b59000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_dlct_0"; + }; + + cti@8b5a000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08b5a000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_dlct_1"; + }; + + cti@8b5b000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08b5b000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_dlct_2"; + }; + + cti@8b5c000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08b5c000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_dlct_3"; + }; + + tpdm@8b60000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x08b60000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_ddr"; + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <1>; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_ddr_out: endpoint { + remote-endpoint =3D <&funnel_ddr_in0>; + }; + }; + }; + }; + + cti@8b62000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08b62000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_ddr_dl_0"; + }; + + funnel@8b65000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x08b65000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + funnel_ddr_in0: endpoint { + remote-endpoint =3D <&tpdm_ddr_out>; + }; + }; + }; + + out-ports { + port { + funnel_ddr_out0: endpoint { + remote-endpoint =3D <&tpda_center_in4>; + }; + }; + }; + }; + + cti@8b70000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08b70000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_ddr_dl_0_1"; + }; + + cti@8b71000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x08b71000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_ddr_dl_1_1"; + }; + + cti@9020000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x09020000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_apss_pe0"; + }; + + cti@90e0000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x090e0000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_apss_cluster"; + }; + + cti@9120000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x09120000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_apss_pe1"; + }; + + cti@9220000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x09220000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_apss_pe2"; + }; + + cti@9320000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x09320000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_apss_pe3"; + }; + + funnel@9800000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x09800000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + funnel_cpuss0_in0: endpoint { + remote-endpoint =3D <&etm0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + funnel_cpuss0_in1: endpoint { + remote-endpoint =3D <&etm1_out>; + }; + }; + + port@2 { + reg =3D <2>; + + funnel_cpuss0_in2: endpoint { + remote-endpoint =3D <&etm2_out>; + }; + }; + + port@3 { + reg =3D <3>; + + funnel_cpuss0_in3: endpoint { + remote-endpoint =3D <&etm3_out>; + }; + }; + }; + + out-ports { + port { + funnel_cpuss0_out: endpoint { + remote-endpoint =3D <&funnel_cpuss1_in0>; + }; + }; + }; + }; + + funnel@9810000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x09810000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + funnel_cpuss1_in0: endpoint { + remote-endpoint =3D <&funnel_cpuss0_out>; + }; + }; + + port@3 { + reg =3D <3>; + + funnel_cpuss1_in3: endpoint { + remote-endpoint =3D <&tpda_apss_out>; + }; + }; + }; + + out-ports { + port { + funnel_cpuss1_out: endpoint { + remote-endpoint =3D <&funnel_in1_in6>; + }; + }; + }; + }; + + cti@982b000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x0982b000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_riscv"; + }; + + tpdm@9860000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x09860000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_actpm"; + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <1>; + + out-ports { + port { + tpdm_actpm_out: endpoint { + remote-endpoint =3D <&tpda_apss_in2>; + }; + }; + }; + }; + + tpdm@9861000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x09861000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_hwe"; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_hwe_out: endpoint { + remote-endpoint =3D <&tpda_apss_in3>; + }; + }; + }; + }; + + tpda@9863000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x09863000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + tpda_apss_in0: endpoint { + remote-endpoint =3D <&tpdm_llm_silver_out>; + }; + }; + + port@2 { + reg =3D <2>; + + tpda_apss_in2: endpoint { + remote-endpoint =3D <&tpdm_actpm_out>; + }; + }; + + port@3 { + reg =3D <3>; + + tpda_apss_in3: endpoint { + remote-endpoint =3D <&tpdm_hwe_out>; + }; + }; + }; + + out-ports { + port { + tpda_apss_out: endpoint { + remote-endpoint =3D <&funnel_cpuss1_in3>; + }; + }; + }; + }; + + tpdm@98a0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x098a0000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + + label =3D "tpdm_llm_silver"; + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <12>; + + out-ports { + port { + tpdm_llm_silver_out: endpoint { + remote-endpoint =3D <&tpda_apss_in0>; + }; + }; + }; + }; + + cti@98e0000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x098e0000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_apss_0"; + }; + + cti@98f0000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x098f0000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_apss_1"; + }; + + cti@9900000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x09900000 0x0 0x1000>; + + clocks =3D <&rpmcc RPM_SMD_QDSS_CLK>; + clock-names =3D "apb_pclk"; + label =3D "cti_apss_2"; + }; + sram@c11e000 { compatible =3D "qcom,shikra-imem", "mmio-sram"; reg =3D <0x0 0x0c11e000 0x0 0x1000>; @@ -831,6 +2111,21 @@ frame@f42d000 { }; }; =20 + snoc { + compatible =3D "arm,coresight-dummy-source"; + + label =3D "snoc"; + arm,static-trace-id =3D <18>; + + out-ports { + port { + snoc_out: endpoint { + remote-endpoint =3D <&funnel_in0_in5>; + }; + }; + }; + }; + timer { compatible =3D "arm,armv8-timer"; =20 --=20 2.34.1