From nobody Sat Jul 25 00:52:55 2026 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D5E0B4611C7 for ; Tue, 21 Jul 2026 10:11:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628672; cv=none; b=GSLD0FuHcD1J3DZAuWOda9IBhLz9XmribNTPxC96ydtc+YKPz4hKNX0jxCUULVqD9veqahdANCgMWWyJ47z7FFZ1Qlzzf+dbkF+84ut1yPB/QaREWxZOH2OOv7VgJUI1gmGZ20JKHQb3PjK8vcod+7HJV6d80e57rhdym1bz1Uw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628672; c=relaxed/simple; bh=usrp+FjtSQZcl8J2j5C1lL1KI7lHh7LNpR3MIeGSSIE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=q4S3eRw+aHTjrmjAzupYCE4brzOmkzLRNqIiE9+59jsw627zsrQOYEAV0Dz/bz7rDBpi75sk3KEFKdCWvfdPXtJEWXeI9cdS1Bl5JnYxJeX64R6RF3prtPu/22lGQbiWewQP07iQnPLwJXGslNlqs4nefss1B2tqA4yjY1MmUxU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=jQT8v1vn; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="jQT8v1vn" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-49557167508so27782145e9.1 for ; Tue, 21 Jul 2026 03:11:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784628669; x=1785233469; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=/m4WPR04y0hiYiGJWdv07CkxY0CSTEb3AZvblsAiZL4=; b=jQT8v1vnV1Vels5NltXo3vWI6eNumVnWFY0VfT2BAx3u+Pn36C0fE5HKwsSgtkiVA5 UKhNUFjFn3WCBUZmpV4i+kkYxoFs2VmLkbtimY9juIX06BSIBYhpKY4P6fKAEyIARdMb tCEhuXyl453eqW9I/VZPhK2JxcLbm2jeW/gtU0gcwZkUn4sje01ltd+MuC5OihhVFzs8 Xxo0B5zdsoDkBEvzCjd+DM5sBL74cFuGSdw5isXRzcXbsbUcaJN/pWW09riwDH3gcu1W u04i+4cHWjHmNuNMUA+BHOIhoerjLIZio5xT0lbp+DKzvHzcGCkTYK4qE81O311GY72R d4zA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784628669; x=1785233469; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=/m4WPR04y0hiYiGJWdv07CkxY0CSTEb3AZvblsAiZL4=; b=I9xn3/XrnLpXvtsLhifcgSdX/ekSunzltzlNy84kOz5ULhfmb01mdq3dxbsgZwgnA+ Kn7plLztNO091JYcodNuVfhvZVdCrFKPFxRif/D5sEYzTnmXCpQnVVAkDqphHLHlAubc byl5NEgfxpaIIMQoXlcEKeQxs00WhVF2UZ7IGTnBtf4mKH/x292HzDZU9TYupW63pkmJ iyC2l/TqMEuo5fkFP6p260a7/EM0172b78RyTn74WlNXzPS1Hj4RBAW08rt+WKkuwsMA 6dklk6ciSu8j4SfdQ+Q+9HaLfAZgQpukKGJcga2xEovggvw6AVRUTXmvP/d96JtVCOpW RVZA== X-Forwarded-Encrypted: i=1; AHgh+RoblLTdAX0yG76xhpaL1WoLiRNcWQxw60NVqJRXNxjVdVW/ncBKl7mx1VATJ7+qgKDwA4+5sm9oiH93WYk=@vger.kernel.org X-Gm-Message-State: AOJu0YwkiJyjBunWrG+FzU9+J+B/NV002JnR25X3Z2wvQK33xj7HJZ7S 1X+dHXQkOeJyIkGsCx/tGPAFNmSl4K37HCRUIQN+OCRfO64m3h/ok5BU X-Gm-Gg: AfdE7cld949OfcG7y2z6SAfNpY5I4cqUb8d+hVcys8ZQJq5ApNYhyH7c7y0v1flrz6d Ua+lc7xolaiGpknx75H/Io8ZZBOuGlqXXNrej3FZt01FaZs2v792KKV8eKpVGeVUovNsQBhcxTM k5DIAR0oWq3Tv1gNJVaO93IuxMkBZLRAELiwqGWmawCPLGBvjTHzWsOnma9JR0JGUe2kkoItZPW Q0SXKunNJbKKtf/XktOhSNpedpBZXQMAisZMx1avBAqTbJ2I9AGDCGUvwXNiTZWS2Nqj33cHPPB K1XVeFxAFtxJ1UEcakgvaR4qtyAJKufIfnU2UfFa0gfFk3L+3EGTWxfd549oy1rLvL4+CjW5XWX o6FvCnbanGUEFpFXcs8Bka40Ey4R+bpsBVr7gt5vK94JJE1iYbBYTPP5hEgE4950X6pQ4pThy7C ol+F5bKGTWE5wCMOcZY4jsJKg= X-Received: by 2002:a05:600c:6d82:b0:490:b8c0:d470 with SMTP id 5b1f17b1804b1-4954a405ea3mr143177785e9.19.1784628668927; Tue, 21 Jul 2026 03:11:08 -0700 (PDT) Received: from xeon ([188.163.112.51]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4956547319dsm57127085e9.5.2026.07.21.03.11.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Jul 2026 03:11:08 -0700 (PDT) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Svyatoslav Ryhel Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 01/10] ARM: tegra: tf701t: Configure CPU DFLL clock node Date: Tue, 21 Jul 2026 13:10:50 +0300 Message-ID: <20260721101059.451699-2-clamor95@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260721101059.451699-1-clamor95@gmail.com> References: <20260721101059.451699-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Enable DFLL for ASUS TF701T since it is now supported by Tegra114. Signed-off-by: Svyatoslav Ryhel --- arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts b/arch/arm/b= oot/dts/nvidia/tegra114-asus-tf701t.dts index f02e2cf65fe82..5358cdb6efc10 100644 --- a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts +++ b/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts @@ -1621,6 +1621,14 @@ i2s@70080600 { }; }; =20 + /* CPU DFLL clock */ + clock@70110000 { + status =3D "okay"; + nvidia,sample-rate =3D <11500>; + nvidia,i2c-fs-rate =3D <400000>; + vdd-cpu-supply =3D <&vdd_cpu>; + }; + brcm_wifi_pwrseq: pwrseq-wifi { compatible =3D "mmc-pwrseq-simple"; =20 --=20 2.53.0 From nobody Sat Jul 25 00:52:55 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 41D8E47CC8C for ; Tue, 21 Jul 2026 10:11:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628674; cv=none; b=sd3BVt0nBWzj3AklKQzCktiUv16F4ESBt0Qp25ScAa3x27d+8WwONQJh3E/9eIL968G6U9r3K+ApI6zKbKG4Cuoi6TbORzr0K61K+WGL5kbz1XR6e+ubvFtvhjLwDMx39qW28GrJnSfPHbcBbtugDm0Kvd/SkJCO6UcGqIE6nM8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628674; c=relaxed/simple; bh=TUmjXw2M4oeu88E4T00FZuITV/yEcOpyuEC0IVB64Cw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=bUsUDxROEnCXQ38sBXbTQ+1HKWYElKeiFatBbOI3eqo9i6b8nlvaA8jyJhKsVrXNHr5OfubcMLkYGn0eMPkCT9FIfueHOG4OqoC5eyjZiA49rIGisGDwC2DfQWEWWIgHJQDsjgq+jF4QND5zW1UwIbOVwDM3F5ZeTLVBgzOmMMA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=FHbD6DTb; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="FHbD6DTb" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-49553515a8bso31798085e9.1 for ; Tue, 21 Jul 2026 03:11:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784628670; x=1785233470; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=103K+HDBGo173ka6xLJ87zAEncnD5tT5dDYUjcQ8I/s=; b=FHbD6DTbyIBQiFS8HUcvNehDITQCI3mFTow3teJjPZ+ch3VibWGWrbw728CSrgUz9G bfUuAJpatFW7j5n6ceZBL6w1y4nOGiY2bFpjqHDpjL+lLN/njmkwIo2nfAOpOwQT8jmA iyUtw/lEJ+nwnBL0+PE7mPXqfYFX+uYqCw5oyP4zpLqQSUc9NxUveY6MQzOoyQ7LT7/f Lpr7J0cmWj800ERFUVrCVR7Nvm821jREqK9qwh7UFPH4x/21NFtJvS6gUX0uDxdPd9yO 1Hz/+V5yLBAiRynz8HgeVaU7D5UXGfhWcpO+t5RrlUSkrytlOYG+id3Eg14wzXegMEt7 1aEw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784628670; x=1785233470; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=103K+HDBGo173ka6xLJ87zAEncnD5tT5dDYUjcQ8I/s=; b=HYDEnraKshY3fQ+KuDb2OUQoSg8QElxGPZA/zbG4lxZOPtGCJ6I9rGcJAE2P0vFJ5b tXatasBhVLBdYJeu6QDcBJQiB7/AzUT1juyMBq9v5Txo0ANGizY1cK9I3qcOvfk8TbFC PVWVgcTrIJlZ0ffuj/TegMBJguH/1U1s/ODvMVrvz7OsnDOMvO0ncqDiHBjeaTTeNKN5 2ysClTZPBbe6vGO5CsWEAEMtX+ZWqu+4eShr9qzaAb+cGaL4HgzW9RMydGONSivcURfG vPR4mZPeqC9kjZw9+25DcaNl0fjITXBrQ/CDT/swfscWm9Ts6k1M0sS6JqgJLDmaimcW IOCA== X-Forwarded-Encrypted: i=1; AHgh+RrdvS8ZXIea8rsYH46qf4FuJhc1DoBsR2SIIKxr51Nq6AeoGU044dSKVZmu1RNnJxmZCAB2bEiYcMbsM4s=@vger.kernel.org X-Gm-Message-State: AOJu0Yzuhv72BOHpIvahNFwBUDSfCsIhQR+w34IwxVZ8W4VOyUT77d8M VgiYWU6UKg2m7Ju4SNJq6PHcq6eaPX39ZSBHEFa2lXEXHDpHiY+92K+V X-Gm-Gg: AfdE7cnJUV3mW/syF31DPCCFxrytmeo0twlsKsfg42VY/4xmX6gIUbKRfDt+rLNuY+o M1i39eIo+cYW1czLrCrhIhaRMxBvIM+MJ+8u+2RJvmvBJBCjuIqRtNKAWQlUdwMKTLGdw2xfp+L HjYM9NIIY0/k4UNSPu38BauF2uK2NfqOwXODGmqdqUaYlp4y/NuayY6goJCpE5zsBCIigPCmu+o HwHdG9FMyzcv6ddkqOVJwN2RYT4rw8CuGTr5wuTlJ8knQHJNGrMYdoMKw29V2n7Y5H3qe3s8/8S 2ci0//NOa/GP1+D4ibXHsNE0x7wKQYZlpvhr6EpVSxFeKc+5HBXxkFRZpAxQ134HiruWFwenOP+ c2tS9HAvefbeTkBH6mXAlnDmqjdUOxOyYHK+PRefbCUCGzMF3U8f88pJg211d9Dq4mau5/zsq6E Hrpt3ttI6w/3Vs9akeFUVg6NU= X-Received: by 2002:a05:600c:4e94:b0:495:522f:d994 with SMTP id 5b1f17b1804b1-495522fda7amr148264315e9.0.1784628670304; Tue, 21 Jul 2026 03:11:10 -0700 (PDT) Received: from xeon ([188.163.112.51]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4956547319dsm57127085e9.5.2026.07.21.03.11.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Jul 2026 03:11:09 -0700 (PDT) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Svyatoslav Ryhel Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 02/10] ARM: tegra: tf701t: Add core-supply to PMC node Date: Tue, 21 Jul 2026 13:10:51 +0300 Message-ID: <20260721101059.451699-3-clamor95@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260721101059.451699-1-clamor95@gmail.com> References: <20260721101059.451699-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add required core supply to Tegra PMC node. Signed-off-by: Svyatoslav Ryhel --- arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts b/arch/arm/b= oot/dts/nvidia/tegra114-asus-tf701t.dts index 5358cdb6efc10..55e9256e80f33 100644 --- a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts +++ b/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts @@ -1599,6 +1599,7 @@ pmc@7000e400 { nvidia,core-pwr-off-time =3D <2000>; nvidia,core-power-req-active-high; nvidia,sys-clock-req-active-high; + core-supply =3D <&vdd_core>; =20 /* Clear DEV_ON bit in DEV_CTRL register of TPS65913 PMIC */ i2c-thermtrip { --=20 2.53.0 From nobody Sat Jul 25 00:52:55 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BA3F147DD64 for ; Tue, 21 Jul 2026 10:11:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628678; cv=none; b=ISVb2Mynf+vro18UxGopvpW/iDzVf+qzFrvmechRyMXrKEgYwQ//eD8h3oDFDD6BTwiTrDQvx1zgGg4nwrUjWCUworrKO2FCPJzrFD66c17wwM0C+Gw+fgRLTLTLMZUbkibTdJxHOhPTsULlItx37fQXWNS1fghDbYvmp27kxIE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628678; c=relaxed/simple; bh=5KZkYN6JnNuUL1SCNyhPp6X3GORuCfyuJLEI9nvfoLM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Rru+GedQtVfC0rSia+gdUxAoh+s5df3WNDs1a6F3fgNf4XD/gSRel2Vgyw1W7Ad0cIjTURQf1Pr6ftwKr1R5/9M/enwXcWCvdYdny43SLcnOqdiphdJDRhZnVVmpW/jnOMRLs7WxI58atuz+Mhj18RFNnfte1MjKv04j7YvgmCw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=GqL3xotD; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="GqL3xotD" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-4921eed3fa2so84923545e9.0 for ; Tue, 21 Jul 2026 03:11:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784628672; x=1785233472; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=BUwny/ws7CVzkY1ubGMDiYXx3oPeT6d0kPnvlkTocII=; b=GqL3xotDmg7DluuNcgjHqC80DVwvNkkdnqVZ9VJgNqxIaa/5CZI2395Y9rsqAC+Unq c/vUsm+f5aW0oLgzW/DJbnExpRjE8qJX2EImzk2TEGBr0+mL/MtEBUTwNOn4voFLSWhQ Xjh40i6qjyUHsp5YbB6reM8+Sdq4lnXH0Ym1sjgoSGwGobhHW4LQqaekfLkwhkPurvsz fYySlif/iOp7rNdLKSmHVjiiRyqeGSvlkZM2kHu3DSEwftopEiqJ6wgVicl2jTDolLgA tCy1219NgvNoJdT0J7nEJ06vUdJSL7ts7uIQVKI/JBWY2/WrmuMdx0CuX7z1qHOdBZPB x86A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784628672; x=1785233472; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=BUwny/ws7CVzkY1ubGMDiYXx3oPeT6d0kPnvlkTocII=; b=cmhJjpHp/u7yzpzJ4FQwJ7ECAIoRU28JKEMpqlLgGA/gvTZ/lnP39NVRj+J6ycC5qK OCQtmVyo/MUyH2meFpciFmU1HxqRlTvjXpTIuOtxS/xQs2A+TGZGVQto8dNEN6DJcPg9 EF06VQmSysd7deuNhGLFBp1V0fCLnDKl21lnT3qKJ0wWDv7T2vjZutrJAaxYWvJZFysp kQ2dA+t25iCA8duoyNv/zosWjAg9W+DfehySIAoEWDsdVjiDmEMogPChno51OXxm0ENs OxnwJhgHSv8p8HlfzrzTyqKLMwBBWrNjrpuZLq9KaMFOA+EdWeYL/9TFpu18HV5rp9BJ p+LA== X-Forwarded-Encrypted: i=1; AHgh+RoLhjodeVkkMBXOo/BCLz1FQG432cPaw0MF5Bf1FMyxDsS93ALSpUGb4fh+VremMpzitFPmCmvgzlvBaBQ=@vger.kernel.org X-Gm-Message-State: AOJu0YwZPIlwxKOagUwauuB5kwH/wjkr1zGNlr666yZGyBsGmoi5T8/Y AUbi5mXc3A3zEALfaY9ympOCHz5OdMwlL4FF4xNSBFKnGtkA60VvJoIn X-Gm-Gg: AfdE7ckUcOq6KpY0+ZZaA2pKIKHL87ehwnZpqTb532lC8tlIv7fsvjlAULwc0zq3Hii cSglAKajCL1SG3jiULyvJ/qQXnaYYkO8ugxZF7ro7QLUt6KkfDooXGtToLGeZBVHJwlVd94t5K+ UBi9b3WcTkGoVWFsVvkuXTA0P9GGmKVHyFxwLEFQTRg9mXSlh2jGyo60eXFMF/CgInFmuIZIjZD S3xTTMNBxWMZu0hqTclBYEqsCwR62YITa9GDOqMxzNFHISaV2Oj3WBVFOemnzNnqU6a6vBUaNt3 ddX/QJvgaWH3zkFUFsFduoJV5IDX3o0aLpTrIZG3ayUeYWh/r5GClW53P+84m/4DWLuaEVcD8NX sVuvpkznjfkJa034dySA1P5SagKAHDDj9ComK9+yhuSBkS/VJbW+VqcemKuq3m33a3IJsfzeoYo Yue3R/Jb3osLEm1BARABPWCN8= X-Received: by 2002:a05:600c:198b:b0:495:5044:d37d with SMTP id 5b1f17b1804b1-4955044d4e8mr150711245e9.19.1784628671772; Tue, 21 Jul 2026 03:11:11 -0700 (PDT) Received: from xeon ([188.163.112.51]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4956547319dsm57127085e9.5.2026.07.21.03.11.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Jul 2026 03:11:11 -0700 (PDT) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Svyatoslav Ryhel Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 03/10] ARM: tegra: tf701t: Add MC and EMC timing nodes Date: Tue, 21 Jul 2026 13:10:52 +0300 Message-ID: <20260721101059.451699-4-clamor95@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260721101059.451699-1-clamor95@gmail.com> References: <20260721101059.451699-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Configure Memory Controllers of ASUS TF701T. Signed-off-by: Svyatoslav Ryhel --- .../boot/dts/nvidia/tegra114-asus-tf701t.dts | 713 ++++++++++++++++++ 1 file changed, 713 insertions(+) diff --git a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts b/arch/arm/b= oot/dts/nvidia/tegra114-asus-tf701t.dts index 55e9256e80f33..00eeedf3ef7a5 100644 --- a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts +++ b/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts @@ -101,6 +101,89 @@ panel_secondary: panel@0 { }; }; =20 + clock@60006000 { + emc-timings-0 { + nvidia,ram-code =3D <0>; + + timing-12750000 { + clock-frequency =3D <12750000>; + nvidia,parent-clock-frequency =3D <408000000>; + clocks =3D <&tegra_car TEGRA114_CLK_PLL_P>; + clock-names =3D "emc-parent"; + }; + + timing-20400000 { + clock-frequency =3D <20400000>; + nvidia,parent-clock-frequency =3D <408000000>; + clocks =3D <&tegra_car TEGRA114_CLK_PLL_P>; + clock-names =3D "emc-parent"; + }; + + timing-40800000 { + clock-frequency =3D <40800000>; + nvidia,parent-clock-frequency =3D <408000000>; + clocks =3D <&tegra_car TEGRA114_CLK_PLL_P>; + clock-names =3D "emc-parent"; + }; + + timing-68000000 { + clock-frequency =3D <68000000>; + nvidia,parent-clock-frequency =3D <408000000>; + clocks =3D <&tegra_car TEGRA114_CLK_PLL_P>; + clock-names =3D "emc-parent"; + }; + + timing-102000000 { + clock-frequency =3D <102000000>; + nvidia,parent-clock-frequency =3D <408000000>; + clocks =3D <&tegra_car TEGRA114_CLK_PLL_P>; + clock-names =3D "emc-parent"; + }; + + timing-204000000 { + clock-frequency =3D <204000000>; + nvidia,parent-clock-frequency =3D <408000000>; + clocks =3D <&tegra_car TEGRA114_CLK_PLL_P>; + clock-names =3D "emc-parent"; + }; + + timing-312000000 { + clock-frequency =3D <312000000>; + nvidia,parent-clock-frequency =3D <624000000>; + clocks =3D <&tegra_car TEGRA114_CLK_PLL_C>; + clock-names =3D "emc-parent"; + }; + + timing-408000000 { + clock-frequency =3D <408000000>; + nvidia,parent-clock-frequency =3D <408000000>; + clocks =3D <&tegra_car TEGRA114_CLK_PLL_P>; + clock-names =3D "emc-parent"; + }; + + timing-528000000 { + clock-frequency =3D <528000000>; + nvidia,parent-clock-frequency =3D <792000000>; + clocks =3D <&tegra_car TEGRA114_CLK_PLL_M>; + clock-names =3D "emc-parent"; + }; + + timing-624000000 { + clock-frequency =3D <624000000>; + nvidia,parent-clock-frequency =3D <624000000>; + clocks =3D <&tegra_car TEGRA114_CLK_PLL_C>; + clock-names =3D "emc-parent"; + }; + + timing-792000000 { + clock-frequency =3D <792000000>; + nvidia,parent-clock-frequency =3D <792000000>; + clocks =3D <&tegra_car TEGRA114_CLK_PLL_M>; + clock-names =3D "emc-parent"; + }; + }; + }; + vde@6001a000 { assigned-clocks =3D <&tegra_car TEGRA114_CLK_VDE>; assigned-clock-parents =3D <&tegra_car TEGRA114_CLK_PLL_P>; @@ -1610,6 +1693,636 @@ i2c-thermtrip { }; }; =20 + memory-controller@70019000 { + emc-timings-0 { + /* Mozart Rev B Hynix DDR3 792MHz */ + nvidia,ram-code =3D <0>; + + timing-12750000 { + clock-frequency =3D <12750000>; + + nvidia,emem-configuration =3D < 0x40040001 0x8000003f + 0x00000001 0x00000001 0x00000002 0x00000000 + 0x00000001 0x00000001 0x00000002 0x00000008 + 0x00000002 0x00000001 0x00000003 0x00000006 + 0x06030102 0x000a0402 0x77e30303 0x001f0000 >; + }; + + timing-20400000 { + clock-frequency =3D <20400000>; + + nvidia,emem-configuration =3D < 0x40020001 0x80000046 + 0x00000001 0x00000001 0x00000002 0x00000000 + 0x00000001 0x00000001 0x00000002 0x00000008 + 0x00000002 0x00000001 0x00000003 0x00000006 + 0x06030102 0x000a0402 0x76230303 0x001f0000 >; + }; + + timing-40800000 { + clock-frequency =3D <40800000>; + + nvidia,emem-configuration =3D < 0xa0000001 0x8000005b + 0x00000001 0x00000001 0x00000002 0x00000000 + 0x00000001 0x00000001 0x00000002 0x00000008 + 0x00000002 0x00000001 0x00000003 0x00000006 + 0x06030102 0x000a0402 0x74a30303 0x001f0000 >; + }; + + timing-68000000 { + clock-frequency =3D <68000000>; + + nvidia,emem-configuration =3D < 0x00000001 0x80000076 + 0x00000001 0x00000001 0x00000002 0x00000000 + 0x00000001 0x00000001 0x00000002 0x00000008 + 0x00000002 0x00000001 0x00000003 0x00000006 + 0x06030102 0x000a0402 0x74230403 0x001f0000 >; + }; + + timing-102000000 { + clock-frequency =3D <102000000>; + + nvidia,emem-configuration =3D < 0x08000001 0x80000098 + 0x00000001 0x00000001 0x00000003 0x00000000 + 0x00000002 0x00000001 0x00000002 0x00000008 + 0x00000002 0x00000001 0x00000003 0x00000006 + 0x06030102 0x000a0403 0x73c30504 0x001f0000 >; + }; + + timing-204000000 { + clock-frequency =3D <204000000>; + + nvidia,emem-configuration =3D < 0x01000003 0x800000fe + 0x00000001 0x00000001 0x00000005 0x00000002 + 0x00000004 0x00000001 0x00000002 0x00000008 + 0x00000002 0x00000001 0x00000003 0x00000006 + 0x06030102 0x000a0405 0x73840a06 0x001f0000 >; + }; + + timing-312000000 { + clock-frequency =3D <312000000>; + + nvidia,emem-configuration =3D < 0x0b000004 0x8000016a + 0x00000001 0x00000002 0x00000007 0x00000004 + 0x00000006 0x00000001 0x00000002 0x00000007 + 0x00000002 0x00000002 0x00000004 0x00000006 + 0x06040202 0x000b0607 0x76e50f08 0x001f0000 >; + }; + + timing-408000000 { + clock-frequency =3D <408000000>; + + nvidia,emem-configuration =3D < 0x02000006 0x80000190 + 0x00000001 0x00000002 0x0000000a 0x00000006 + 0x00000008 0x00000001 0x00000002 0x00000009 + 0x00000002 0x00000002 0x00000004 0x00000006 + 0x06040202 0x000e070a 0x7547130b 0x001f0000 >; + }; + + timing-528000000 { + clock-frequency =3D <528000000>; + + nvidia,emem-configuration =3D < 0x0f000007 0x80000190 + 0x00000002 0x00000003 0x0000000d 0x00000008 + 0x0000000a 0x00000001 0x00000002 0x00000009 + 0x00000002 0x00000002 0x00000005 0x00000006 + 0x06050202 0x0010090d 0x7428180e 0x001f0000 >; + }; + + timing-624000000 { + clock-frequency =3D <624000000>; + + nvidia,emem-configuration =3D < 0x06000009 0x80000190 + 0x00000003 0x00000004 0x0000000f 0x00000009 + 0x0000000c 0x00000001 0x00000003 0x0000000b + 0x00000002 0x00000002 0x00000005 0x00000007 + 0x07050202 0x00130b0f 0x736a1d10 0x001f0000 >; + }; + + timing-792000000 { + clock-frequency =3D <792000000>; + + nvidia,emem-configuration =3D < 0x0e00000b 0x80000190 + 0x00000004 0x00000005 0x00000013 0x0000000c + 0x0000000f 0x00000002 0x00000003 0x0000000c + 0x00000002 0x00000002 0x00000006 0x00000008 + 0x08060202 0x00160d13 0x734c2414 0x001f0000 >; + }; + }; + }; + + external-memory-controller@7001b000 { + emc-timings-0 { + /* Mozart Rev B Hynix DDR3 792MHz */ + nvidia,ram-code =3D <0>; + + timing-12750000 { + clock-frequency =3D <12750000>; + + nvidia,emc-zcal-cnt-long =3D <0x00000042>; + nvidia,emc-auto-cal-interval =3D <0x001fffff>; + nvidia,emc-cfg =3D <0x7324000e>; + nvidia,emc-mode-1 =3D <0x80100003>; + nvidia,emc-mode-2 =3D <0x80200008>; + nvidia,emc-mode-4 =3D <0x00000000>; + nvidia,emc-mode-reset =3D <0x80001221>; + nvidia,emc-auto-cal-config =3D <0xa0f10f0f>; + nvidia,emc-auto-cal-config2 =3D <0x00000000>; + nvidia,emc-auto-cal-config3 =3D <0x00000000>; + nvidia,emc-ctt-term-ctrl =3D <0x00000802>; + nvidia,emc-mrs-wait-cnt =3D <0x000c000c>; + nvidia,emc-sel-dpd-ctrl =3D <0x00040320>; + nvidia,emc-xm2dqspadctrl2 =3D <0x0000a11c>; + nvidia,emc-zcal-interval =3D <0x00000000>; + + nvidia,emc-configuration =3D < 0x00000000 + 0x00000003 0x00000000 0x00000000 0x00000004 + 0x0000000a 0x00000003 0x0000000b 0x00000000 + 0x00000000 0x00000003 0x00000001 0x00000000 + 0x00000005 0x0000000f 0x00000006 0x00000006 + 0x00000004 0x00000004 0x00010000 0x00000000 + 0x00000000 0x00000004 0x00000009 0x0000000d + 0x0000000f 0x00000060 0x00000000 0x00000018 + 0x00000002 0x00000002 0x00000001 0x00000000 + 0x00000007 0x0000000f 0x00000005 0x00000005 + 0x00000004 0x00000004 0x00000004 0x00000004 + 0x00000000 0x00000004 0x00000005 0x00000064 + 0x00000005 0x00000006 0x00000020 0x00000000 + 0x0000aa88 0x002c00a0 0x00008000 0x00064000 + 0x00064000 0x00064000 0x00064000 0x00064000 + 0x00064000 0x00064000 0x00064000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x0007c000 + 0x0007c000 0x0007c000 0x0007c000 0x001112a0 + 0x00000000 0x00000000 0x77ffc085 0x81f1f108 + 0x03037504 0x0000003f 0x20820800 0x00249249 + 0x0000003f 0x00000007 0x02000000 0x00000042 + 0x000c000c 0x00000000 0x00000000 0x800001c5 >; + }; + + timing-20400000 { + clock-frequency =3D <20400000>; + + nvidia,emc-zcal-cnt-long =3D <0x00000042>; + nvidia,emc-auto-cal-interval =3D <0x001fffff>; + nvidia,emc-cfg =3D <0x7324000e>; + nvidia,emc-mode-1 =3D <0x80100003>; + nvidia,emc-mode-2 =3D <0x80200008>; + nvidia,emc-mode-4 =3D <0x00000000>; + nvidia,emc-mode-reset =3D <0x80001221>; + nvidia,emc-auto-cal-config =3D <0xa0f10f0f>; + nvidia,emc-auto-cal-config2 =3D <0x00000000>; + nvidia,emc-auto-cal-config3 =3D <0x00000000>; + nvidia,emc-ctt-term-ctrl =3D <0x00000802>; + nvidia,emc-mrs-wait-cnt =3D <0x000c000c>; + nvidia,emc-sel-dpd-ctrl =3D <0x00040320>; + nvidia,emc-xm2dqspadctrl2 =3D <0x0000a11c>; + nvidia,emc-zcal-interval =3D <0x00000000>; + + nvidia,emc-configuration =3D < 0x00000000 + 0x00000005 0x00000000 0x00000000 0x00000004 + 0x0000000a 0x00000003 0x0000000b 0x00000000 + 0x00000000 0x00000003 0x00000001 0x00000000 + 0x00000005 0x0000000f 0x00000006 0x00000006 + 0x00000004 0x00000004 0x00010000 0x00000000 + 0x00000000 0x00000004 0x00000009 0x0000000d + 0x0000000f 0x0000009a 0x00000000 0x00000026 + 0x00000002 0x00000002 0x00000001 0x00000000 + 0x00000007 0x0000000f 0x00000006 0x00000006 + 0x00000004 0x00000004 0x00000004 0x00000004 + 0x00000000 0x00000004 0x00000005 0x000000a0 + 0x00000005 0x00000006 0x00000020 0x00000000 + 0x0000aa88 0x002c00a0 0x00008000 0x00064000 + 0x00064000 0x00064000 0x00064000 0x00064000 + 0x00064000 0x00064000 0x00064000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x0007c000 + 0x0007c000 0x0007c000 0x0007c000 0x001112a0 + 0x00000000 0x00000000 0x77ffc085 0x81f1f108 + 0x03037504 0x0000003f 0x20820800 0x00249249 + 0x0000003f 0x0000000b 0x02000000 0x00000042 + 0x000c000c 0x00000000 0x00000000 0x8000023a >; + }; + + timing-40800000 { + clock-frequency =3D <40800000>; + + nvidia,emc-zcal-cnt-long =3D <0x00000042>; + nvidia,emc-auto-cal-interval =3D <0x001fffff>; + nvidia,emc-cfg =3D <0x7324000e>; + nvidia,emc-mode-1 =3D <0x80100003>; + nvidia,emc-mode-2 =3D <0x80200008>; + nvidia,emc-mode-4 =3D <0x00000000>; + nvidia,emc-mode-reset =3D <0x80001221>; + nvidia,emc-auto-cal-config =3D <0xa0f10f0f>; + nvidia,emc-auto-cal-config2 =3D <0x00000000>; + nvidia,emc-auto-cal-config3 =3D <0x00000000>; + nvidia,emc-ctt-term-ctrl =3D <0x00000802>; + nvidia,emc-mrs-wait-cnt =3D <0x000c000c>; + nvidia,emc-sel-dpd-ctrl =3D <0x00040320>; + nvidia,emc-xm2dqspadctrl2 =3D <0x0000a11c>; + nvidia,emc-zcal-interval =3D <0x00000000>; + + nvidia,emc-configuration =3D < 0x00000001 + 0x0000000a 0x00000001 0x00000000 0x00000004 + 0x0000000a 0x00000003 0x0000000b 0x00000000 + 0x00000000 0x00000003 0x00000001 0x00000000 + 0x00000005 0x0000000f 0x00000006 0x00000006 + 0x00000004 0x00000004 0x00010000 0x00000000 + 0x00000000 0x00000004 0x00000009 0x0000000d + 0x0000000f 0x00000134 0x00000000 0x0000004d + 0x00000002 0x00000002 0x00000001 0x00000000 + 0x00000008 0x0000000f 0x0000000c 0x0000000c + 0x00000004 0x00000004 0x00000004 0x00000004 + 0x00000000 0x00000004 0x00000005 0x0000013f + 0x00000005 0x00000006 0x00000020 0x00000000 + 0x0000aa88 0x002c00a0 0x00008000 0x00064000 + 0x00064000 0x00064000 0x00064000 0x00064000 + 0x00064000 0x00064000 0x00064000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x0007c000 + 0x0007c000 0x0007c000 0x0007c000 0x001112a0 + 0x00000000 0x00000000 0x77ffc085 0x81f1f108 + 0x03037504 0x0000003f 0x20820800 0x00249249 + 0x0000003f 0x00000015 0x02000000 0x00000042 + 0x000c000c 0x00000000 0x00000000 0x80000370 >; + }; + + timing-68000000 { + clock-frequency =3D <68000000>; + + nvidia,emc-zcal-cnt-long =3D <0x00000042>; + nvidia,emc-auto-cal-interval =3D <0x001fffff>; + nvidia,emc-cfg =3D <0x7324000e>; + nvidia,emc-mode-1 =3D <0x80100003>; + nvidia,emc-mode-2 =3D <0x80200008>; + nvidia,emc-mode-4 =3D <0x00000000>; + nvidia,emc-mode-reset =3D <0x80001221>; + nvidia,emc-auto-cal-config =3D <0xa0f10f0f>; + nvidia,emc-auto-cal-config2 =3D <0x00000000>; + nvidia,emc-auto-cal-config3 =3D <0x00000000>; + nvidia,emc-ctt-term-ctrl =3D <0x00000802>; + nvidia,emc-mrs-wait-cnt =3D <0x000c000c>; + nvidia,emc-sel-dpd-ctrl =3D <0x00040320>; + nvidia,emc-xm2dqspadctrl2 =3D <0x0000a11c>; + nvidia,emc-zcal-interval =3D <0x00000000>; + + nvidia,emc-configuration =3D < 0x00000003 + 0x00000011 0x00000002 0x00000000 0x00000004 + 0x0000000a 0x00000003 0x0000000b 0x00000000 + 0x00000000 0x00000003 0x00000001 0x00000000 + 0x00000005 0x0000000f 0x00000006 0x00000006 + 0x00000004 0x00000004 0x00010000 0x00000000 + 0x00000000 0x00000004 0x00000009 0x0000000d + 0x0000000f 0x00000202 0x00000000 0x00000080 + 0x00000002 0x00000002 0x00000001 0x00000000 + 0x0000000f 0x0000000f 0x00000013 0x00000013 + 0x00000004 0x00000004 0x00000004 0x00000004 + 0x00000000 0x00000004 0x00000005 0x00000213 + 0x00000005 0x00000006 0x00000020 0x00000000 + 0x0000aa88 0x002c00a0 0x00008000 0x00064000 + 0x00064000 0x00064000 0x00064000 0x00064000 + 0x00064000 0x00064000 0x00064000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x0007c000 + 0x0007c000 0x0007c000 0x0007c000 0x001112a0 + 0x00000000 0x00000000 0x77ffc085 0x81f1f108 + 0x03037504 0x0000003f 0x20820800 0x00249249 + 0x0000003f 0x00000022 0x02000000 0x00000042 + 0x000c000c 0x00000000 0x00000000 0x8000050e >; + }; + + timing-102000000 { + clock-frequency =3D <102000000>; + + nvidia,emc-zcal-cnt-long =3D <0x00000042>; + nvidia,emc-auto-cal-interval =3D <0x001fffff>; + nvidia,emc-cfg =3D <0x7324000e>; + nvidia,emc-mode-1 =3D <0x80100003>; + nvidia,emc-mode-2 =3D <0x80200008>; + nvidia,emc-mode-4 =3D <0x00000000>; + nvidia,emc-mode-reset =3D <0x80001221>; + nvidia,emc-auto-cal-config =3D <0xa0f10f0f>; + nvidia,emc-auto-cal-config2 =3D <0x00000000>; + nvidia,emc-auto-cal-config3 =3D <0x00000000>; + nvidia,emc-ctt-term-ctrl =3D <0x00000802>; + nvidia,emc-mrs-wait-cnt =3D <0x000c000c>; + nvidia,emc-sel-dpd-ctrl =3D <0x00040320>; + nvidia,emc-xm2dqspadctrl2 =3D <0x0000a11c>; + nvidia,emc-zcal-interval =3D <0x00000000>; + + nvidia,emc-configuration =3D < 0x00000004 + 0x0000001a 0x00000003 0x00000001 0x00000004 + 0x0000000a 0x00000003 0x0000000b 0x00000001 + 0x00000001 0x00000003 0x00000001 0x00000000 + 0x00000005 0x0000000f 0x00000006 0x00000006 + 0x00000004 0x00000004 0x00010000 0x00000000 + 0x00000000 0x00000004 0x00000009 0x0000000d + 0x0000000f 0x00000303 0x00000000 0x000000c0 + 0x00000002 0x00000002 0x00000001 0x00000000 + 0x00000018 0x0000000f 0x0000001c 0x0000001c + 0x00000004 0x00000004 0x00000004 0x00000005 + 0x00000000 0x00000004 0x00000005 0x0000031c + 0x00000005 0x00000006 0x00000020 0x00000000 + 0x0000aa88 0x002c00a0 0x00008000 0x00064000 + 0x00064000 0x00064000 0x00064000 0x00064000 + 0x00064000 0x00064000 0x00064000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x0007c000 + 0x0007c000 0x0007c000 0x0007c000 0x001112a0 + 0x00000000 0x00000000 0x77ffc085 0x81f1f108 + 0x03037504 0x0000003f 0x20820800 0x00249249 + 0x0000003f 0x00000033 0x02000000 0x00000042 + 0x000c000c 0x00000000 0x00000000 0x80000713 >; + }; + + timing-204000000 { + clock-frequency =3D <204000000>; + + nvidia,emc-zcal-cnt-long =3D <0x00000042>; + nvidia,emc-auto-cal-interval =3D <0x001fffff>; + nvidia,emc-cfg =3D <0x7320000e>; + nvidia,emc-mode-1 =3D <0x80100003>; + nvidia,emc-mode-2 =3D <0x80200008>; + nvidia,emc-mode-4 =3D <0x00000000>; + nvidia,emc-mode-reset =3D <0x80001221>; + nvidia,emc-auto-cal-config =3D <0xa0f10f0f>; + nvidia,emc-auto-cal-config2 =3D <0x00000000>; + nvidia,emc-auto-cal-config3 =3D <0x00000000>; + nvidia,emc-ctt-term-ctrl =3D <0x00000802>; + nvidia,emc-mrs-wait-cnt =3D <0x000c000c>; + nvidia,emc-sel-dpd-ctrl =3D <0x00040320>; + nvidia,emc-xm2dqspadctrl2 =3D <0x0000a11c>; + nvidia,emc-zcal-interval =3D <0x00020000>; + + nvidia,emc-configuration =3D < 0x00000009 + 0x00000035 0x00000007 0x00000002 0x00000004 + 0x0000000a 0x00000003 0x0000000b 0x00000002 + 0x00000002 0x00000003 0x00000001 0x00000000 + 0x00000005 0x0000000f 0x00000007 0x00000006 + 0x00000004 0x00000004 0x00010000 0x00000000 + 0x00000000 0x00000004 0x00000009 0x0000000d + 0x0000000f 0x00000607 0x00000000 0x00000181 + 0x00000002 0x00000002 0x00000001 0x00000000 + 0x00000032 0x0000000f 0x00000038 0x00000038 + 0x00000004 0x00000004 0x00000004 0x00000009 + 0x00000000 0x00000004 0x00000005 0x00000638 + 0x00000006 0x00000004 0x00000020 0x00000000 + 0x0000aa88 0x002c00a0 0x00008000 0x00064000 + 0x00064000 0x00064000 0x00064000 0x00064000 + 0x00064000 0x00064000 0x00064000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x0007c000 + 0x0007c000 0x0007c000 0x0007c000 0x001112a0 + 0x00000000 0x00000000 0x77ffc085 0x81f1f108 + 0x03037504 0x0000003f 0x20820800 0x00249249 + 0x0000003f 0x00000000 0x02000000 0x00000100 + 0x000c000c 0x00000000 0x00000000 0x80000d22 >; + }; + + timing-312000000 { + clock-frequency =3D <312000000>; + + nvidia,emc-zcal-cnt-long =3D <0x00000042>; + nvidia,emc-auto-cal-interval =3D <0x001fffff>; + nvidia,emc-cfg =3D <0x5300000e>; + nvidia,emc-mode-1 =3D <0x80100002>; + nvidia,emc-mode-2 =3D <0x80200000>; + nvidia,emc-mode-4 =3D <0x00000000>; + nvidia,emc-mode-reset =3D <0x80000321>; + nvidia,emc-auto-cal-config =3D <0xa0f10f0f>; + nvidia,emc-auto-cal-config2 =3D <0x00000000>; + nvidia,emc-auto-cal-config3 =3D <0x00000000>; + nvidia,emc-ctt-term-ctrl =3D <0x00000802>; + nvidia,emc-mrs-wait-cnt =3D <0x0171000c>; + nvidia,emc-sel-dpd-ctrl =3D <0x00040320>; + nvidia,emc-xm2dqspadctrl2 =3D <0x0001013d>; + nvidia,emc-zcal-interval =3D <0x00020000>; + + nvidia,emc-configuration =3D < 0x0000000e + 0x00000050 0x00000009 0x00000003 0x00000004 + 0x00000008 0x00000002 0x00000009 0x00000003 + 0x00000003 0x00000002 0x00000001 0x00000000 + 0x00000004 0x0000000f 0x00000006 0x00000006 + 0x00000005 0x00000004 0x00010000 0x00000000 + 0x00000000 0x00000004 0x0000000b 0x0000000d + 0x0000000f 0x00000941 0x00000000 0x00000250 + 0x00000001 0x00000008 0x00000001 0x00000000 + 0x0000004d 0x0000000e 0x00000055 0x00000200 + 0x00000004 0x00000004 0x00000004 0x0000000d + 0x00000000 0x00000004 0x00000005 0x00000982 + 0x00000000 0x00000004 0x00000020 0x00000000 + 0x00005088 0x002c00a0 0x00008000 0x00030000 + 0x00030000 0x00030000 0x00030000 0x00030000 + 0x00030000 0x00030000 0x00030000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x0003c000 + 0x0003c000 0x0003c000 0x0003c000 0x001112a0 + 0x00000000 0x00000000 0x77ffc085 0x81f1f108 + 0x03037504 0x00000000 0x20820800 0x00249249 + 0x0000003f 0x00000000 0x02000000 0x00000100 + 0x0171000c 0x00000000 0x00000000 0x8000138d >; + }; + + timing-408000000 { + clock-frequency =3D <408000000>; + + nvidia,emc-zcal-cnt-long =3D <0x00000042>; + nvidia,emc-auto-cal-interval =3D <0x001fffff>; + nvidia,emc-cfg =3D <0x53000006>; + nvidia,emc-mode-1 =3D <0x80100002>; + nvidia,emc-mode-2 =3D <0x80200008>; + nvidia,emc-mode-4 =3D <0x00000000>; + nvidia,emc-mode-reset =3D <0x80000731>; + nvidia,emc-auto-cal-config =3D <0xa0f10f0f>; + nvidia,emc-auto-cal-config2 =3D <0x00000000>; + nvidia,emc-auto-cal-config3 =3D <0x00000000>; + nvidia,emc-ctt-term-ctrl =3D <0x00000802>; + nvidia,emc-mrs-wait-cnt =3D <0x0158000c>; + nvidia,emc-sel-dpd-ctrl =3D <0x00040320>; + nvidia,emc-xm2dqspadctrl2 =3D <0x0001013d>; + nvidia,emc-zcal-interval =3D <0x00020000>; + + nvidia,emc-configuration =3D < 0x00000012 + 0x00000069 0x0000000d 0x00000004 0x00000005 + 0x00000009 0x00000002 0x0000000c 0x00000004 + 0x00000004 0x00000002 0x00000001 0x00000000 + 0x00000004 0x0000000f 0x00000006 0x00000006 + 0x00000005 0x00000004 0x00010000 0x00000000 + 0x00000000 0x00000004 0x0000000c 0x0000000e + 0x00000010 0x00000c2e 0x00000000 0x0000030b + 0x00000001 0x00000008 0x00000001 0x00000000 + 0x00000066 0x00000011 0x0000006f 0x00000200 + 0x00000004 0x00000004 0x00000004 0x00000011 + 0x00000000 0x00000004 0x00000005 0x00000c6f + 0x00000000 0x00000004 0x00000020 0x00000000 + 0x00005088 0x002c0080 0x00008000 0x00030000 + 0x00030000 0x00030000 0x00030000 0x00030000 + 0x00030000 0x00030000 0x00030000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x0003c000 + 0x0003c000 0x0003c000 0x0003c000 0x001112a0 + 0x00000000 0x00000000 0x77ffc085 0x81f1f108 + 0x03037504 0x00000000 0x20820800 0x00249249 + 0x0000003f 0x00000000 0x02000000 0x00000100 + 0x0158000c 0x00000000 0x00000000 0x80001941 >; + }; + + timing-528000000 { + clock-frequency =3D <528000000>; + + nvidia,emc-zcal-cnt-long =3D <0x00000042>; + nvidia,emc-auto-cal-interval =3D <0x001fffff>; + nvidia,emc-cfg =3D <0x53000004>; + nvidia,emc-mode-1 =3D <0x80100002>; + nvidia,emc-mode-2 =3D <0x80200008>; + nvidia,emc-mode-4 =3D <0x00000000>; + nvidia,emc-mode-reset =3D <0x80000941>; + nvidia,emc-auto-cal-config =3D <0xa0f10f0f>; + nvidia,emc-auto-cal-config2 =3D <0x00000000>; + nvidia,emc-auto-cal-config3 =3D <0x00000000>; + nvidia,emc-ctt-term-ctrl =3D <0x00000802>; + nvidia,emc-mrs-wait-cnt =3D <0x013a000c>; + nvidia,emc-sel-dpd-ctrl =3D <0x00040320>; + nvidia,emc-xm2dqspadctrl2 =3D <0x0000013d>; + nvidia,emc-zcal-interval =3D <0x00020000>; + + nvidia,emc-configuration =3D < 0x00000018 + 0x00000088 0x00000011 0x00000006 0x00000006 + 0x00000009 0x00000002 0x0000000d 0x00000006 + 0x00000006 0x00000002 0x00000001 0x00000000 + 0x00000005 0x0000000f 0x00000008 0x00000009 + 0x00000007 0x00000004 0x00010000 0x00000000 + 0x00000000 0x00000006 0x0000000c 0x00000010 + 0x00000012 0x00000fd6 0x00000000 0x000003f5 + 0x00000002 0x0000000b 0x00000001 0x00000000 + 0x00000084 0x00000012 0x0000008f 0x00000200 + 0x00000004 0x00000004 0x00000004 0x00000016 + 0x00000000 0x00000005 0x00000006 0x00001017 + 0x00000000 0x00000006 0x00000020 0x00000000 + 0x00005088 0xf0120091 0x00008000 0x0000000a + 0x0000000a 0x0000000a 0x0000000a 0x0000000a + 0x0000000a 0x0000000a 0x0000000a 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x0000000c + 0x0000000b 0x0000000c 0x0000000c 0x001112a0 + 0x00000000 0x00000000 0x77ffc085 0x81f1f108 + 0x07077504 0x00000000 0x20820800 0x00249249 + 0x0000003f 0x00000000 0x02000000 0x00000100 + 0x013a000c 0x00000000 0x00000000 0x80002062 >; + }; + + timing-624000000 { + clock-frequency =3D <624000000>; + + nvidia,emc-zcal-cnt-long =3D <0x00000042>; + nvidia,emc-auto-cal-interval =3D <0x001fffff>; + nvidia,emc-cfg =3D <0x53200000>; + nvidia,emc-mode-1 =3D <0x80100002>; + nvidia,emc-mode-2 =3D <0x80200410>; + nvidia,emc-mode-4 =3D <0x00000000>; + nvidia,emc-mode-reset =3D <0x80000b61>; + nvidia,emc-auto-cal-config =3D <0xa0f10f0f>; + nvidia,emc-auto-cal-config2 =3D <0x00000000>; + nvidia,emc-auto-cal-config3 =3D <0x00000000>; + nvidia,emc-ctt-term-ctrl =3D <0x00000802>; + nvidia,emc-mrs-wait-cnt =3D <0x0122000c>; + nvidia,emc-sel-dpd-ctrl =3D <0x00040320>; + nvidia,emc-xm2dqspadctrl2 =3D <0x0000013d>; + nvidia,emc-zcal-interval =3D <0x00020000>; + + nvidia,emc-configuration =3D < 0x0000001d + 0x000000a1 0x00000014 0x00000007 0x00000007 + 0x0000000b 0x00000003 0x00000010 0x00000007 + 0x00000007 0x00000002 0x00000001 0x00000000 + 0x00000005 0x0000000f 0x00000009 0x0000000a + 0x00000008 0x00000004 0x00010000 0x00000000 + 0x00000000 0x00000007 0x0000000c 0x00000012 + 0x00000014 0x000012c3 0x00000000 0x000004b0 + 0x00000002 0x0000000d 0x00000001 0x00000000 + 0x0000009c 0x00000015 0x000000a9 0x00000200 + 0x00000005 0x00000005 0x00000005 0x00000019 + 0x00000000 0x00000006 0x00000007 0x00001304 + 0x00000009 0x00000006 0x80000000 0x00000000 + 0x0000ba88 0xf00d0191 0x00008000 0x0000000a + 0x0000000a 0x0000000a 0x0000000a 0x0000000a + 0x0000000a 0x0000000a 0x0000000a 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x0000000b + 0x0000000b 0x0000000b 0x0000000b 0x001112a0 + 0x00000000 0x00000000 0x77ffc085 0x81f1f108 + 0x07077504 0x00000000 0x20820800 0x0028a28a + 0x0000003f 0x00000000 0x02000000 0x00000100 + 0x0122000c 0x00000000 0x00000000 0x80002617 >; + }; + + timing-792000000 { + clock-frequency =3D <792000000>; + + nvidia,emc-zcal-cnt-long =3D <0x00000042>; + nvidia,emc-auto-cal-interval =3D <0x001fffff>; + nvidia,emc-cfg =3D <0x53000000>; + nvidia,emc-mode-1 =3D <0x80100002>; + nvidia,emc-mode-2 =3D <0x80200418>; + nvidia,emc-mode-4 =3D <0x00000000>; + nvidia,emc-mode-reset =3D <0x80000d71>; + nvidia,emc-auto-cal-config =3D <0xa0f10f0f>; + nvidia,emc-auto-cal-config2 =3D <0x00000000>; + nvidia,emc-auto-cal-config3 =3D <0x00000000>; + nvidia,emc-ctt-term-ctrl =3D <0x00000802>; + nvidia,emc-mrs-wait-cnt =3D <0x00f8000c>; + nvidia,emc-sel-dpd-ctrl =3D <0x00040000>; + nvidia,emc-xm2dqspadctrl2 =3D <0x0000013d>; + nvidia,emc-zcal-interval =3D <0x00020000>; + + nvidia,emc-configuration =3D < 0x00000025 + 0x000000cc 0x0000001a 0x00000009 0x00000008 + 0x0000000d 0x00000004 0x00000013 0x00000009 + 0x00000009 0x00000003 0x00000001 0x00000000 + 0x00000006 0x0000000f 0x0000000a 0x0000000b + 0x00000008 0x00000006 0x00010000 0x00000000 + 0x00000000 0x00000008 0x0000000d 0x00000014 + 0x00000016 0x000017e1 0x00000000 0x000005f8 + 0x00000003 0x00000011 0x00000001 0x00000000 + 0x000000c6 0x00000018 0x000000d6 0x00000200 + 0x00000005 0x00000005 0x00000005 0x00000020 + 0x00000000 0x00000007 0x00000008 0x00001822 + 0x00000000 0x00000006 0x80000000 0x00000000 + 0x00005088 0xf0070191 0x00008000 0x00000009 + 0x00000009 0x00000009 0x00000009 0x00000009 + 0x00000009 0x00000009 0x00000009 0x00018000 + 0x00018000 0x00018000 0x00018000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x00000000 + 0x00000000 0x00000000 0x00000000 0x0000000b + 0x0000000b 0x0000000b 0x0000000b 0x001112a0 + 0x00000000 0x00000000 0x77ffc085 0x81f1f108 + 0x07077504 0x00000000 0x1c71c700 0x0028a28a + 0x0000003f 0x00000000 0x02000000 0x00000100 + 0x00f8000c 0x00000000 0x00000000 0x80003012 >; + }; + }; + }; + ahub@70080000 { /* HIFI CODEC (i2s1) */ i2s@70080400 { --=20 2.53.0 From nobody Sat Jul 25 00:52:55 2026 Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com [209.85.128.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2A70847B425 for ; Tue, 21 Jul 2026 10:11:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628677; cv=none; b=HCMW/MKkGhgndQC135cSMGcoiOBfJVDX00mQXaF4368eEOfY9AfBB7vsrzHk+1Z9ldnhBmVFqK4RbKEnDOdeQheEENa4oM6aiAZsRMDEpialuAUkAlzvjXlLjfgICV5Rzj37oaR9e9LywTKnqycYpJxNORkRFeCdsv3kXlJhxb0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628677; c=relaxed/simple; bh=YR8yZO2uKjwN0dfJLiLfLLNLdB1TBEL7rV/MLtZyw6w=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=hNmXAsO/oyeldFiC3iogOJeeZEn8o5vnOAsKYbP9YvI4vZCrK+LdRDxhOQa+4KGcijQIiEqlUdZes4IKoycPeZW+LdGXCEe5MJ3z39pQdXtY6uZsjKn163wVD/6Tzay944xx6KQElpNG+uGWH5jX087QGdOmebXo2YFVg+e675I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=TAZWXi1p; arc=none smtp.client-ip=209.85.128.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="TAZWXi1p" Received: by mail-wm1-f53.google.com with SMTP id 5b1f17b1804b1-4954df200ddso22577265e9.0 for ; Tue, 21 Jul 2026 03:11:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784628673; x=1785233473; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=acge6orfwT1o0ryUQhfNkS8hbYdA0DXxX0OZ/V75lAI=; b=TAZWXi1pUiHtqsAxO0wY5Otsxqo5S5cAdCZ/WYHorzciYW23xHR7/hM2n+JZoOcC5F 1SIxFcAk2HobAlARyNFg1ERYyGLBDyIUTSTMiKun8YRJmsey9LZ7PSiXnlk1Q3J9y6JA QKZuyhKU5w0D9eGrLRkoCyE3BkUoRd3Z/oHkazGsWvcFkjk8PQGoLsTrL+iNkNnGGMcm 08pfIaexZx65deLEvVuK5nUdKzOo42Aebq9Ql71sfHPl0HTXDTGC+QkN8RutxOZ4XXoR s+bagWd2BBwql4FWRX6OCfPACRCuKQC/OBCoOco2YFDhiPE/d0DR9XduhBxRfkekU6r4 OBLg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784628673; x=1785233473; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=acge6orfwT1o0ryUQhfNkS8hbYdA0DXxX0OZ/V75lAI=; b=PZUqGCf5GjvT1Su50KA31IWGvo5H4HRpGIMpzSVgw3/FXO6k2KPiWj1PFBxcxinseM m/NV7sBn7htpaFWoCdrPWPW3/Epm9dpKTTs2BZ4LOmknawo/Y1vdtEEy6IDAFHo+fVW+ l+Gp1aRtgF2kCiO2iC5s8e/9IX0VGOpV09rUSY+n/lWgWGw9Ma7vKBtdH5u4kVPGxdsE WSAc3FCTTp9Bk3/eaza1Ec1jbU0+MbYnAZliwJ0r2TKRs073NXBj8D30ww8mR/RJ/QC7 c2jpIagc/TTEhDNRYjZLwod3WobKZU5qHvhNzHnGbj+i9VyJ9de5M1WuZYsONVPvY7TL V/ZQ== X-Forwarded-Encrypted: i=1; AHgh+Rq4stlPMhhPFHv5muNfF//07s/KlSxcuGd10gD6E08uSEaPUCqLbpI/O67vrV2pAk0VL8Mf6pexFnP/p0k=@vger.kernel.org X-Gm-Message-State: AOJu0Yzok1Ty5/yXHOYt8XgQKR1Ud6KzcGkWlzHCLrRR9t7FejSRUbc1 0rZBRv7THQ0oefKwEHj1XtEGqBah0TEEH6t+NuDmAiC0ymI2R5B//qDZ X-Gm-Gg: AfdE7clVwliEcAbNAnsXCMgCQEnL/BZrSRkmx2pz4QJ7kfmMriWyQ3Rb9y3T8nO9Mmy UO65+JwMLqCy80S8cB6J02uoLssdDVCoVEhp84ElAF4ePkUV3H8ySHML8bi0R/a1HD9OTwKwvDl Hg9S0blo4SiIu7REhughjqP981ydtcvrklUb8c/U0roAYfgXtstzVn6doyTFJF/bJwYiM1cKj+c Tn1omvQI39Q5KzPZFT7CheZPG6Dp09G+Ng9cj+dZINFYsU8N2fS8F5DgOM2dZdJet5NiGvquYav htwYRA0QiYkrmzlPbR7sYJiuuIQY2OU6DJ+8k7oSsOr8wSpeZbz989N/bCOMATpvR9XbjQYS6wi ISiD/hzFpiepjutUxJYiDLDVOBBk66KMiH/pf+GsSdy82WrmHdjMamz/EXsTtUBP3/GLAmVHca5 3U4v4JvTiE/cq20bd7A4bkbyA= X-Received: by 2002:a05:600c:4ed4:b0:493:aa0a:45ad with SMTP id 5b1f17b1804b1-4954a3ec5f7mr197781115e9.2.1784628673188; Tue, 21 Jul 2026 03:11:13 -0700 (PDT) Received: from xeon ([188.163.112.51]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4956547319dsm57127085e9.5.2026.07.21.03.11.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Jul 2026 03:11:12 -0700 (PDT) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Svyatoslav Ryhel Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 04/10] ARM: tegra: tf701t: Remove pin_ prefix from PMIC pinmux Date: Tue, 21 Jul 2026 13:10:53 +0300 Message-ID: <20260721101059.451699-5-clamor95@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260721101059.451699-1-clamor95@gmail.com> References: <20260721101059.451699-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Schema discourages using "_" in node names. Since pin names in palmas pinmux is not an ABI, remove all "pin_" prefixes from names. Signed-off-by: Svyatoslav Ryhel --- .../boot/dts/nvidia/tegra114-asus-tf701t.dts | 20 +++++++++---------- 1 file changed, 10 insertions(+), 10 deletions(-) diff --git a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts b/arch/arm/b= oot/dts/nvidia/tegra114-asus-tf701t.dts index 00eeedf3ef7a5..a27d3c4f2c63c 100644 --- a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts +++ b/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts @@ -1462,52 +1462,52 @@ pinmux { pinctrl-0 =3D <&palmas_default>; =20 palmas_default: pinmux { - pin_gpio0 { + gpio0 { pins =3D "gpio0"; function =3D "gpio"; }; =20 - pin_gpio1 { + gpio1 { pins =3D "gpio1"; function =3D "gpio"; }; =20 - pin_gpio2 { + gpio2 { pins =3D "gpio2"; function =3D "gpio"; }; =20 - pin_gpio3 { + gpio3 { pins =3D "gpio3"; function =3D "gpio"; }; =20 - pin_gpio4 { + gpio4 { pins =3D "gpio4"; function =3D "gpio"; }; =20 - pin_gpio5 { + gpio5 { pins =3D "gpio5"; function =3D "gpio"; }; =20 - pin_gpio6 { + gpio6 { pins =3D "gpio6"; function =3D "gpio"; }; =20 - pin_gpio7 { + gpio7 { pins =3D "gpio7"; function =3D "gpio"; }; =20 - pin_powergood { + powergood { pins =3D "powergood"; function =3D "powergood"; }; =20 - pin_vac { + vac { pins =3D "vac"; function =3D "vac"; }; --=20 2.53.0 From nobody Sat Jul 25 00:52:55 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AAE3E47AF6B for ; Tue, 21 Jul 2026 10:11:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628679; cv=none; b=e2dmJr9g1jcWi7CurcOWfdsg+UjIWo8eGHpHfxhKw99EEGNiLjW7i0f4/hV4oUs2W/DUyCotPQ3HCeMlEU3fkZmAb5mdaJ7OltfP+czunmPuct1s8gr8H+SdWSQ7GOY7ayib3Nohj5ki+o44A4oUmt5TlYvfPqvvnE/i6187Fuk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628679; c=relaxed/simple; bh=iVZoJ194oEUw2xc4OjPA4NuTSMMc1ZrgAkb07TkG/K4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=NpJcYkJAyGwaxLLmuE+oZZIFJSf/RqnS9YPs5jKh23i4xkP05PrSk3lh5OOi8nhCSXtjBBFw4/GvkgcAktUYbR8H7gmcAWcBl940mqYszq1Hw7z/9fkz74mQ93ldCsT7WRcc9D1MA1b/6PptsGuCAa8QwqJQXJcKsxiboTGmqWg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=gN1ppR9I; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="gN1ppR9I" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-4954aff6088so25652645e9.3 for ; Tue, 21 Jul 2026 03:11:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784628675; x=1785233475; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=YO6b60GQ3bsYe+qXNMrvYgPe+I4qfLlasxD+4tqSZmI=; b=gN1ppR9IPHgtL2McfSJ+3GKE5T7sM6OzatpUvDUYuKVFaOdvVH4Jcy8Jxs76Q1IA8l fM6+QipcesWwt2sm98AeJnGNPhulyFb8IpHZFAnt+vDBlU7DleBvvCaZ8nuC82u4s2ei 6yp6OZwtt9J8TALJeT0DNnFh4smTsAD1EGLrkDXyDqfCYXz5tdAheTqMYbxA2NAqibvb Q9tEDb6SJMRvpfpZkuVHJVaL8Kg8eUCX8kP2oKE7cAgvz9AblOMb5fQpqwfAIqZV4i8X I6VNVXs4/Pv45sGYXbuXLw/wOEOzw0muXlDO8bTd7myvW0til/aOAsp/M9UiPeTwlGTs NxcA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784628675; x=1785233475; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=YO6b60GQ3bsYe+qXNMrvYgPe+I4qfLlasxD+4tqSZmI=; b=oiJzuQ7hXiLR9CODa14MBXlfzN7oUwvyc7fr/mO91h9XjEZGWKASb8SXa1lDo4udXj ypFObCjyVxuG8Nlw8N0YVLiFrvKu/Yo3kj/HjA15uYN1EvasEyVbNopJU2O2clYVks9P FhLtfAM+B+6PHiU15Bqbj+NfmvvgL93NLiaQb93rFSxmqivceUXL5hK9zzAuvCUqAAg5 QSeg5oYJiedGGfk3TQIuSoLR2xoVSnQOQpcoxLGh/yR0JpL+x2pmtXEb7ZCMs/um97Bp NPi07VJ1uHvNwrMwkHpC4pTOBhxH91w0612FJPslYf0xiJ8igAJ0Bqz7WTiNqsI4YSjp bo1w== X-Forwarded-Encrypted: i=1; AHgh+RotSI9AF2ijGsgGzp98evqx1aaUjGsnzs/WmqflUCPAldZj6gGxyQ6Hmc9etEMXhwTDCBbRwhkZ4kYJrx0=@vger.kernel.org X-Gm-Message-State: AOJu0YwzNDR8ob/NxgvsGg/paXUgFY0J0Hq7/tV5oU36M0lVVgjpas6h S6dM3viu74rbAgqeA/GbxgrmeFWnFhCkWxwpTqR8YqAyeq1RHoX1HHQC X-Gm-Gg: AfdE7cnyH1EG/fylh6DyqKhfmCr0h9c3YvIg9BHv0BCU623OAkupFBBxE+nxFf4eP6A DqX4zba4WTzkOvIMVuCCJ+Cw/k18Rx7cAfEXStLLtnxra/bjOQC2rgHaBI2rgfhvEjTBz+gdjUj YHdgiqZX3ayjvEY2JUzrOoYY3lwCcY0EXgRGmMvONz8Pfc38cXljgj8KRFW9KULVX2NLytMoECU Mt0+95fdkflFlQD6sX4kLobgtQIIqsshFhgaQFnvP0BbfChDB0DWIlEcwOUsbUIf3QZzdaydsQZ 9Wo2bwIpZWI+RPq2KazjfV0W/W1plFWl3VKVEcxEdZM+lgLI0a2lsvMcAEmZm5k5Eb42w1Brsk1 eg/q5CY6Gt9bV8O7UV30Qm9yOn0yF+axBbTH6rfL54TBSkoM6Z7v6Dx0udgQv2od8oKkLh0ElV0 XM9HoIXf1mQeGpHNWr7hHvB6c= X-Received: by 2002:a05:600c:4708:b0:495:518a:d95a with SMTP id 5b1f17b1804b1-495518adb95mr164895505e9.29.1784628674630; Tue, 21 Jul 2026 03:11:14 -0700 (PDT) Received: from xeon ([188.163.112.51]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4956547319dsm57127085e9.5.2026.07.21.03.11.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Jul 2026 03:11:14 -0700 (PDT) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Svyatoslav Ryhel Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 05/10] ARM: tegra: tf701t: Add thermal zones for nct1008 sensor Date: Tue, 21 Jul 2026 13:10:54 +0300 Message-ID: <20260721101059.451699-6-clamor95@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260721101059.451699-1-clamor95@gmail.com> References: <20260721101059.451699-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" ASUS TF701T has an additional thermal sensor for more accurate readings. Add thermal zones for this sensor. Signed-off-by: Svyatoslav Ryhel --- .../boot/dts/nvidia/tegra114-asus-tf701t.dts | 83 +++++++++++++++++++ 1 file changed, 83 insertions(+) diff --git a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts b/arch/arm/b= oot/dts/nvidia/tegra114-asus-tf701t.dts index a27d3c4f2c63c..83f8dd84d28a2 100644 --- a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts +++ b/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts @@ -4,6 +4,7 @@ =20 #include #include +#include =20 #include "tegra114.dtsi" =20 @@ -2682,4 +2683,86 @@ vdd_1v8_touch: regulator-touch-vio { enable-active-high; vin-supply =3D <&vdd_3v3_sys>; }; + + thermal-zones { + /* + * NCT72 has two sensors: + * + * 0: internal that monitors ambient/skin temperature + * 1: external that is connected to the CPU's diode + * + * Ideally we should use userspace thermal governor, + * but it's a much more complex solution. The "skin" + * zone exists as a simpler solution which prevents + * Transformer from getting too hot from a user's + * tactile perspective. The CPU zone is intended to + * protect silicon from damage. + */ + + nct72-skin-thermal { + polling-delay-passive =3D <1000>; /* milliseconds */ + polling-delay =3D <5000>; /* milliseconds */ + + thermal-sensors =3D <&temp_sensor 0>; + + trips { + skin_alert_trip: skin-alert { + /* throttle at 57C until temperature drops to 56.5C */ + temperature =3D <57000>; + hysteresis =3D <500>; + type =3D "passive"; + }; + + skin-crit { + /* shut down at 65C */ + temperature =3D <65000>; + hysteresis =3D <2000>; + type =3D "critical"; + }; + }; + + cooling-maps { + map-skin { + trip =3D <&skin_alert_trip>; + cooling-device =3D <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + }; + }; + }; + + nct72-cpu-thermal { + polling-delay-passive =3D <1000>; /* milliseconds */ + polling-delay =3D <5000>; /* milliseconds */ + + thermal-sensors =3D <&temp_sensor 1>; + + trips { + cpu_alert_trip: cpu-alert { + /* throttle at 75C until temperature drops to 74.5C */ + temperature =3D <75000>; + hysteresis =3D <500>; + type =3D "passive"; + }; + + cpu-crit { + /* shut down at 105C */ + temperature =3D <105000>; + hysteresis =3D <2000>; + type =3D "critical"; + }; + }; + + cooling-maps { + map-cpu { + trip =3D <&cpu_alert_trip>; + cooling-device =3D <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + }; + }; + }; + }; }; --=20 2.53.0 From nobody Sat Jul 25 00:52:55 2026 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E25AF47ECFE for ; Tue, 21 Jul 2026 10:11:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628681; cv=none; b=e85bFns1EAAHPHURIfmkib8lhKH92/6Ehh1YqfHM4X/iD+gHNHmF2G8x9F2QpmRFCHkBacz44TCHZzY3tglEKUtJW60rKboeEJBE9Udc5eOdpGJPr1U1aYyYiO3blZLRS3KemJaj3hUmmLZaSGz2ns1WaOlU1AlbHF0uyoRnnGY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628681; c=relaxed/simple; bh=AZr7Hy5Dvd4AJYPHEuGqOYmHE9eiYyIjHiAZBGllOuY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qs0NbK1DJAHQ9N2xIREQEeMBIXoK5g9HRxGRzqtaqlas82Z3keZeA1/v6WfXStQV/3MOSQ3TwHJwa7xaoyarBo4zt2uudIpFwTRDl3XdePkPUGqKGEH8RFxnTkm93R5lRqdagAj0h62tOC0UZGm1kF/nTQNxGl32vUG4PE3P5zI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=PE7H3Qsl; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="PE7H3Qsl" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-493f75f7172so87134635e9.1 for ; Tue, 21 Jul 2026 03:11:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784628676; x=1785233476; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=OAgwoWwkIIG1Kj8iDE9VCQiJWOl9R1aqW+zmWKY/Vtc=; b=PE7H3QslC90xmxaBzAtuFrFiaOj52v9bZTsyB074HGLSpJzg2q2+0nz0/su86nMbZY vrvLxkmZUB8yP99+8gT2Gtl27G1e2dwBvQxMgGmf+Hh1DVx5sSJvN+Laa+7GL4b1QjYQ ITfm+VYaYAC8QzRudghJ0kzIkyW1wWl2WafHX2UX7K75/tNbVqtQChtxX91m4mf/SevI +0UU3xbTxGf3akKDXL6fezS663B/vJ0SAUKNBfxY0oX8suIg1mJA9pbg8PlfeQCzaGET P8sZS5BW6eyCjR96mGzMWx0cbJUbl9jA+6yVtt2FshrDoC2Df4h5b1bnPLCnzXecxfYZ 9/aw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784628676; x=1785233476; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=OAgwoWwkIIG1Kj8iDE9VCQiJWOl9R1aqW+zmWKY/Vtc=; b=eEwe8IP86KT3SWfwCeoucZBuf5xW+kA7I7I8HLGP2BTBVklggLsnpm+ZP+EY9lAI5i jc/Qt+gRk4tCQkhXrDSYyME7tNgAAZdW3eynNMND4Mx0TKhUFv8Ppwj6NVdoujzVa7xI 85kvZoIrqnFML4OQTtJz9TKYIBDLBm90aKltZ8dexeuJPpatPiQ3v4syOD9DjbMcbdCD uclkzsIcHAPakSLcq47WTaUHtZlE1lUx3HiChDRYLdevI8Yrt3awAXdCVu3rhLxCBHs9 SydTt9dyQUnSy6nNnwMc1krAN++fvHx9APOEcqeOiwsohqztRSHGvkeVi+dDvapaJS20 su6g== X-Forwarded-Encrypted: i=1; AHgh+RpW40UaB71rbEOKVQHH6C/71gmv3P8ngpbRVYQEpekVKFNnPb772ShvEWi0zVqHt+3aaG2W8fdhLtFVu4M=@vger.kernel.org X-Gm-Message-State: AOJu0YzIMnDJ0hQZifWT4CKjjiINCj1v9MquphTz5Yxg/50Xkr0OX4Db 6JY/rbgNk381inKfjL7nGSj5c4/MuYD7RdgPUzKukmveYxgx+QCi3dS6 X-Gm-Gg: AfdE7cnRl9M0a+/3DalqBhN8LtNOguju5RGa99mMyDv5rqmeap8SeSl9Mon/aNndSxj hDNmzPkTkVg5ZGfGP2GJybohi/tPp46O/HPwuz5MKDj0Sq99+43nWWw8EHkH/CCN7oV+08xl5qj CvFekLYdP86yJLY3v6AJrKwUjjkUfZcTlK3L1J6YbUKTfkA2vge+pJWn3Ql7+ZhguNtCHNdrenS HYqGn10G51JcfAuCBYO/csZsGuo0YkjrhwXZ9Z71pLSnaZhmvHsuScbZGkMfWnoXlrpJJmxK8Du Jym0dgDxXt9VGQMgjwIeD9OLGajSqoabxrEzcIrGBvHwYvNRtaGNxP+uWD7FqQoKo7QbNFwnvVc e5vB/j3qBAaS4DConEBSbwlexXZnAH8fJj6IGmsRajxLfm1yuXwOE0fYZagJfvtuDnjVZEYHaEv 0ADehHpH+sWEMik+aN2BInRJPFsWroW9nlfA== X-Received: by 2002:a05:600c:6287:b0:493:e79e:da63 with SMTP id 5b1f17b1804b1-4954a51319dmr200118385e9.34.1784628675953; Tue, 21 Jul 2026 03:11:15 -0700 (PDT) Received: from xeon ([188.163.112.51]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4956547319dsm57127085e9.5.2026.07.21.03.11.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Jul 2026 03:11:15 -0700 (PDT) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Svyatoslav Ryhel Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 06/10] ARM: tegra: tf701t: Tune MMC devices Date: Tue, 21 Jul 2026 13:10:55 +0300 Message-ID: <20260721101059.451699-7-clamor95@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260721101059.451699-1-clamor95@gmail.com> References: <20260721101059.451699-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add SDR104 mode to WiFi SDIO and uSD device nodes, remove mmc-ddr-1_8v which is eMMC specific and improve their power sequences. The uSD card refuses to work reliably with fixed regulator and 1.8V IO supply. Adjust configuration to mimic setup proposed by the vendor in the downstream kernel. Add HS200 mode support to the eMMC sdmmc device node. Signed-off-by: Svyatoslav Ryhel --- .../boot/dts/nvidia/tegra114-asus-tf701t.dts | 35 +++++++------------ 1 file changed, 13 insertions(+), 22 deletions(-) diff --git a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts b/arch/arm/b= oot/dts/nvidia/tegra114-asus-tf701t.dts index 83f8dd84d28a2..3de5c84d5f009 100644 --- a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts +++ b/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts @@ -1645,9 +1645,9 @@ ldo8 { =20 vddio_usd: ldo9 { regulator-name =3D "vddio_usd"; - /* min voltage of 1.8v is not stable */ - regulator-min-microvolt =3D <2900000>; + regulator-min-microvolt =3D <1800000>; regulator-max-microvolt =3D <2900000>; + regulator-boot-on; }; =20 avdd_hdmi: ldoln { @@ -2350,9 +2350,9 @@ brcm_wifi_pwrseq: pwrseq-wifi { clocks =3D <&tegra_pmc TEGRA_PMC_CLK_BLINK>; clock-names =3D "ext_clock"; =20 - reset-gpios =3D <&gpio TEGRA_GPIO(X, 7) GPIO_ACTIVE_LOW>; - post-power-on-delay-ms =3D <300>; - power-off-delay-us =3D <300>; + reset-gpios =3D <&gpio TEGRA_GPIO(CC, 5) GPIO_ACTIVE_LOW>; + post-power-on-delay-ms =3D <100>; + power-off-delay-us =3D <100>; }; =20 /* WiFi */ @@ -2372,9 +2372,7 @@ mmc@78000000 { non-removable; =20 sd-uhs-ddr50; - mmc-ddr-1_8v; - - power-gpios =3D <&gpio TEGRA_GPIO(CC, 5) GPIO_ACTIVE_HIGH>; + sd-uhs-sdr104; =20 nvidia,default-tap =3D <0x2>; nvidia,default-trim =3D <0x2>; @@ -2396,14 +2394,18 @@ wifi@1 { /* MicroSD card */ mmc@78000400 { status =3D "okay"; - bus-width =3D <4>; + cd-gpios =3D <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_LOW>; + power-gpios =3D <&gpio TEGRA_GPIO(K, 1) GPIO_ACTIVE_HIGH>; + + sd-uhs-ddr50; + sd-uhs-sdr104; =20 nvidia,default-tap =3D <0x3>; nvidia,default-trim =3D <0x3>; =20 - vmmc-supply =3D <&vdd_2v9_usd>; + vmmc-supply =3D <&vcore_emmc>; vqmmc-supply =3D <&vddio_usd>; }; =20 @@ -2414,6 +2416,7 @@ mmc@78000600 { =20 non-removable; mmc-ddr-1_8v; + mmc-hs200-1_8v; =20 vmmc-supply =3D <&vcore_emmc>; vqmmc-supply =3D <&vdd_1v8_vio>; @@ -2608,17 +2611,6 @@ hdmi_5v0_sys: regulator-hdmi { vin-supply =3D <&vdd_smps10_out2>; }; =20 - vdd_2v9_usd: regulator-vdd-usd { - compatible =3D "regulator-fixed"; - regulator-name =3D "vdd_sd_slot"; - regulator-min-microvolt =3D <2900000>; - regulator-max-microvolt =3D <2900000>; - regulator-boot-on; - gpio =3D <&gpio TEGRA_GPIO(K, 1) GPIO_ACTIVE_HIGH>; - enable-active-high; - vin-supply =3D <&vcore_emmc>; - }; - vdd_1v8_cam: regulator-cam-vio { compatible =3D "regulator-fixed"; regulator-name =3D "vdd_1v8_cam"; @@ -2655,7 +2647,6 @@ vdd_3v3_com: regulator-com { regulator-name =3D "vdd_3v3_com"; regulator-min-microvolt =3D <3300000>; regulator-max-microvolt =3D <3300000>; - regulator-always-on; regulator-boot-on; gpio =3D <&gpio TEGRA_GPIO(U, 1) GPIO_ACTIVE_HIGH>; enable-active-high; --=20 2.53.0 From nobody Sat Jul 25 00:52:55 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5E65247A0B0 for ; Tue, 21 Jul 2026 10:11:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628681; cv=none; b=BU8na/rAWKXYbs3zJ44g0xQi4zABe9mtBKny4Osy+mc/9rs3U32tbSlkgxPJKI/t2OE61Sfuqo2+86nqiNFOebRXUC3au6RiYi0X85Mjo7szP5m+4tFoPs+jAFinfFJ4QFR+1r8bg70MbFHA6ZNKBGrPNBXpQyXH5mO44kba80E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628681; c=relaxed/simple; bh=ZRKdbf4Dq1PCBc6VUndi+/kgDHv6ev1d+6/PG4zmJAY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=cHHAHjK2FHYU7CGlgtT+5RpKBiS1WJdgMypm4I9lkNDEqjMVgam82ccFBQX+tZTWUMP2BnT+bAHSRKoy4hXyz704UG9D5++1T6X65mXr57W/nFTq0lYfqPsaxnm5X4SVQqioyVuBm10Z4Sdc3WjdFMWbdMzvQNa0EUT4xU40Mso= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Sssf1utu; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Sssf1utu" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-4954a32cf1eso16740315e9.3 for ; Tue, 21 Jul 2026 03:11:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784628677; x=1785233477; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=7vsNly9Dxng/eQA268CICSe8sI1SJ/lZVaGeKmkMRps=; b=Sssf1utuC6WJafcUXkvwCuAY/Hl3PtCZH6w/lqP4Alpe6SXmv/d9s3jV0n7sdf9GpK JmbiPOBKQw0uWIPjdSYLN3cQtwpYQe05+O83g51obASHduNEjeTgHtKc5UxrXTuhf59U Llto/UOhxNxDt/sWB4CRmfoC1tUIIrhRQYKaA8apaTi8r2vKqXSAIaHxsrQB1QkVzFHQ ogAR+B375mM87occ2sdCl8G+1IUxRGO0eIrsPZI0ytekQlrRrlMVwKawmz4EMx4mxyyL E/I/Pkaqa+11wBrpkVlS561p3lbd25YAzAswx3PXngtiBRpgZjuwpCBB4W006fjXYGxY 2TLA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784628677; x=1785233477; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=7vsNly9Dxng/eQA268CICSe8sI1SJ/lZVaGeKmkMRps=; b=Ls2mIta/9g46ceMcIUr1g5e4KXJEzVBGKtfkqYfF9aVvIbJetPgyNWFukUaP71+afa hk6EKaEfgH6LI8DZ8gQls/x4dLXRXf2lKknt9VehnPWgF87SqDSM7Pj9REQEPHMOPiyE kaTlHEDEy77BDR5OTxw7y1cmFhoL+jSW6eUDo4scjRd0rtRacEeUqeeaKrl2AXuMCRxr 9Ax937vnKgVH/rdRqvg+Zo0b2A0u2NBoIWwdfZrWcza6dUM3jromZ3XYErAyb8Jia6gR HASHlpJGV/5KueZFjKgASp2MOfnmxGLxhw2Rt9qL1y+E7jtFdF+i1kTV1hfWgUekrYut BWgA== X-Forwarded-Encrypted: i=1; AHgh+RphuthNa9MZY8+FWjP7BL6YCrxJHzDEyU/OV9jVPJBxVqtQkZdQEa/JQDbS7rbaz9x4Ko8cN76vfHem5BU=@vger.kernel.org X-Gm-Message-State: AOJu0YwKSCLRifvvLDkMi02QlE4nrWXvajp6Q/kt2CrNGWex0uV59TCL UhvzRPgYjMESvD053pZjpJuQwEQjeBbRHav72PvaGpiOzSf1bxSnOIv9 X-Gm-Gg: AfdE7cnG11iLCmUy/FfdbOKxDcRLUmNF/OQBNJLQC7XVOMYylwB4XwSQcRAcLIavC3O vHvOpN15hrn3tkICFTrofmUj66/alLiO0Yt2yVjZIMwP5+ihaWQn6F4rpwxKPuXhXlnFrDDs5Jh fOuxSZkxKbpaewLN0x9EpUAc1OqnAQ5LETeaTVikND3EllNnhLW4Y+3Gse+D16Y0AHML38cK7tT QNSa0XMQD4QepLzORsc0vdOS8TMMzPy31xWk8XXbduhkbGDIQ+RlJc8iirHI/8VmMXPv4SxtQ57 Rvo9cA/us20cacP8jHaigFkFKNxQ/8F5RCywjPRMtyzixwQEN4Nvtw5ePbe0d+yHWRWqzQ4zMh8 i5NSdQcLUaMK1DMDbjvX0kVEceWqEePnHUuEKR1tT2RzrjoUWaaskWLHplOThY77aKX1q5CYcax K9N+pLCp6prfe/fkRPidKurKob+f528yfFmw== X-Received: by 2002:a05:600c:45d3:b0:495:503f:cf9a with SMTP id 5b1f17b1804b1-495503fd2a0mr142245615e9.9.1784628677148; Tue, 21 Jul 2026 03:11:17 -0700 (PDT) Received: from xeon ([188.163.112.51]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4956547319dsm57127085e9.5.2026.07.21.03.11.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Jul 2026 03:11:16 -0700 (PDT) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Svyatoslav Ryhel Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 07/10] ARM: tegra: tf701t: Fix BCM43341 WiFi/BT chip configuration Date: Tue, 21 Jul 2026 13:10:56 +0300 Message-ID: <20260721101059.451699-8-clamor95@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260721101059.451699-1-clamor95@gmail.com> References: <20260721101059.451699-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Drop reset GPIO from bluetooth part. Add lpo clock to both WiFi and bluetooth nodes. Add 'brcm,bcm43340-fmac' as primary compatible and 'brcm,bcm4329-fmac' remains as fallback. Signed-off-by: Svyatoslav Ryhel --- arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts | 13 ++++++++----- 1 file changed, 8 insertions(+), 5 deletions(-) diff --git a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts b/arch/arm/b= oot/dts/nvidia/tegra114-asus-tf701t.dts index 3de5c84d5f009..b71a02b3fd86f 100644 --- a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts +++ b/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts @@ -1300,8 +1300,9 @@ bluetooth { compatible =3D "brcm,bcm4334-bt"; max-speed =3D <4000000>; =20 - clocks =3D <&tegra_pmc TEGRA_PMC_CLK_BLINK>; - clock-names =3D "txco"; + clocks =3D <&tegra_pmc TEGRA_PMC_CLK_BLINK>, + <&palmas_clk32k>; + clock-names =3D "txco", "lpo"; =20 interrupt-parent =3D <&gpio>; interrupts =3D ; @@ -1309,7 +1310,6 @@ bluetooth { =20 device-wakeup-gpios =3D <&gpio TEGRA_GPIO(EE, 1) GPIO_ACTIVE_HIGH>; shutdown-gpios =3D <&gpio TEGRA_GPIO(Q, 7) GPIO_ACTIVE_HIGH>; - reset-gpios =3D <&gpio TEGRA_GPIO(Q, 6) GPIO_ACTIVE_LOW>; =20 vbat-supply =3D <&vdd_3v3_com>; vddio-supply =3D <&vdd_1v8_vio>; @@ -1450,7 +1450,7 @@ palmas_gpio: gpio { #gpio-cells =3D <2>; }; =20 - palmas_clk32kg@0 { + palmas_clk32k: palmas_clk32kg@0 { compatible =3D "ti,palmas-clk32kg"; #clock-cells =3D <0>; }; @@ -2382,9 +2382,12 @@ mmc@78000000 { vqmmc-supply =3D <&vdd_1v8_vio>; =20 wifi@1 { - compatible =3D "brcm,bcm4329-fmac"; + compatible =3D "brcm,bcm43340-fmac", "brcm,bcm4329-fmac"; reg =3D <1>; =20 + clocks =3D <&palmas_clk32k>; + clock-names =3D "lpo"; + interrupt-parent =3D <&gpio>; interrupts =3D ; interrupt-names =3D "host-wake"; --=20 2.53.0 From nobody Sat Jul 25 00:52:55 2026 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7FD0A480342 for ; Tue, 21 Jul 2026 10:11:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628682; cv=none; b=rG+zLGlMaciR0JF387HeB+o3Ozj8HhklZXBTPZpgsr7hQyGNNWvLNClRdMcUtp4mRCar0vHEr/XWxyimXIQo8y/gtwLZxY1NXxVr3ZCmfJJpeXotu193f5RRP6yHVlmuAMaRwi5YUA9YE1LUzmr1cRoUfiq1c0nMv80mkBT3V2M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628682; c=relaxed/simple; bh=A6l+WAt/iV+zJkzc8AbsZF5IIolZynYw+uY6h48QsEg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=SdRZGX5LQzGMtytYo589JVeKRwX0dawxdXgBvIKOAoLAWkjdtW6Q/94+kubtkeH0K0phnjquOdYUly2ZORT1eGF38Y2s1BdmyVDM9bX3ey7ovg6lZ8v6LbTrbgOHcMFR0dFq9mzKMUgVNlca21mZF7Q5pDbsi/pEfVXJ33EXTvo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=YabLRbEu; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="YabLRbEu" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-4953e04ef16so52398155e9.2 for ; Tue, 21 Jul 2026 03:11:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784628678; x=1785233478; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=WyQq8J9mZvpdXLAlP3nVs/VYUqZVy26W3Uq5hIZpY2Q=; b=YabLRbEuJxdboNUyeZUQFEok1QI2uc2ogbGomL2AEpxkVhB9Az/8UIfHbPE1lqwBui BM2Pp6sBS/rVt1QC7bX1r3yZB0At6ljeGObuRu1G95otZvewNNby7UO2kMXqStFqmz8A QQoHvZLnU41eY30Ox7s3Kv4coFkFAjwnv4oBrKIoQxT5aThk6NtIW2YKbvCn8ht4Utag 3YTfnMOaHOzB1CeJDUw7XgYcEjdZjGCIurDi/pPvC3nTbTqZX9KkEPyoHuSCKAI6usON jsmWLtLslp2lLZQUz6a4BfUFJ66goupJNrbeqtcHh2Qmovqmdt51Cxgp7dfnHVSuwsYQ 82bw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784628678; x=1785233478; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=WyQq8J9mZvpdXLAlP3nVs/VYUqZVy26W3Uq5hIZpY2Q=; b=Ci26qwbrs8jt3AH5q+CVfIlllgfqgdwa+a/JnESHF/tK64jcYwkCg4lsXdUGlP6BLQ FU9jMnxmHksiW17ejWHrz83JQycqHsxzcgWVKP6vvnfTV1IYZf9YCjt5NwZ934PciUTE 5yPo4jY6NQFO+X3093fx+dgRMJsnjtbVtm1gXicDEv0sRfkG2AaoFV6BS0xV+Au4Ihlg hq8PV9+9iIy5wdc++aXzHnP/j5IzQ0bwsHCoso/b83zqtu/Kx9RX9OszaFfKZMqFeMmU o76DsboNILcSMBJjakRyjNl5z/hDSCVKhuXmfCQO0iWQc36FWu03NvNsx+7ofuvXyWSx oKsg== X-Forwarded-Encrypted: i=1; AHgh+RoETkc4X65gr1rfdwbJSq26vSMh3KcV2boSTWK+kMNA10F0rUJmWkbZFy/myXBTwOKFIyaZmHqRch6bMik=@vger.kernel.org X-Gm-Message-State: AOJu0YwWyqxSaMbGVksSsDBXJ/yK9Amr/7CvZfZKEDT2Gi1lguvwLRLR ytKcrenAS6YF9ZilplWOIVd2Lwkbjvo2o/B61Y6MS1wJQ8+aLnsYuyZx X-Gm-Gg: AfdE7cliVvI5SXl48FbIAAUdOkW2wDgZ1R6EyBZd7T9tPMVed5ZLn1dRVNv9zQav1u0 qhvuDQABOhtKHHo0o76yoxARTJkrq5n6uWI2t0YdkRXfpOpMo+rxg57hd0a+ra1mE/MiWmt8Q9m HAqLO8PnGamimryRZdHsrVneb/q0a85SgPBcxSfDzfhe3JMR8zlwMcDRitsWCOp9GMRwD8OTUpD FfN4wLbipEURuJzXZsd+dNHv6l8j0xsmBUH0Tv9eq2YHugsBdM56dmzvhhJ+Mf/F0wG6J9X8YqT U0Kmezd0kXDwkWb3vYmKYgXAIkm8RPCJw5nr/MIoxnGJWznVAqB3fD1bD1keblod+/uSNM8lE2L rWhvJ9Mdaev+v4sADswpztydS1bD7Hi4cQSfDTLYBx6rPqTsRFNFtiwQEIcNBUX8SqnMu8qskSN p/qq6w7ihudgh5cJEnGkkli2E= X-Received: by 2002:a05:600c:3587:b0:493:bb0:3b43 with SMTP id 5b1f17b1804b1-4954a3d06d9mr190116565e9.2.1784628678459; Tue, 21 Jul 2026 03:11:18 -0700 (PDT) Received: from xeon ([188.163.112.51]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4956547319dsm57127085e9.5.2026.07.21.03.11.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Jul 2026 03:11:17 -0700 (PDT) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Svyatoslav Ryhel Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 08/10] ARM: tegra: tf701t: Complete power sensor node Date: Tue, 21 Jul 2026 13:10:57 +0300 Message-ID: <20260721101059.451699-9-clamor95@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260721101059.451699-1-clamor95@gmail.com> References: <20260721101059.451699-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add missing vs-supply and io-channel-cells. Signed-off-by: Svyatoslav Ryhel --- arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts | 3 +++ 1 file changed, 3 insertions(+) diff --git a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts b/arch/arm/b= oot/dts/nvidia/tegra114-asus-tf701t.dts index b71a02b3fd86f..32d55c18c7446 100644 --- a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts +++ b/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts @@ -1391,6 +1391,9 @@ power-sensor@44 { reg =3D <0x44>; =20 shunt-resistor =3D <5000>; + + vs-supply =3D <&vdd_3v3_sys>; + #io-channel-cells =3D <1>; }; }; =20 --=20 2.53.0 From nobody Sat Jul 25 00:52:55 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 02C2F44D00D for ; Tue, 21 Jul 2026 10:11:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628684; cv=none; b=apJyDMwvFFz4DEYOZigUPIVRboNGaTNjwlJ1P7FnGwUY+TlF6cMJzd2cX+Pt6rEPw8B3JoK4o2CJH3NKiK7cVksCKwJGrfn3O6W6SrSByT2eK+1TuG+QXW7UZJGLfVBYopvCY4pD+3FhTmJLzFKS8flQgV/m0Ey5faT24n6woPs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628684; c=relaxed/simple; bh=U69SQbyV+ssf8xjwsV4lwLr4kMLmiOJVFI6WxgPKEdc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DTSlQOQYZWvBVf91fqlSlBfYjtMImNx6GKaoDFPhhpyyTplCciQr1c7cDtmH0s2AVjA838+fledP8oZlfKBnAG7pJOwWIx9ADkUav/oJgNqjZHrDTA83xi/su8G2Nubc9yKVi4aoO+wU8P7v/lQfPweu3Us10Xm4fu23Qy5ud3c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Ks22+TfY; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Ks22+TfY" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-4955158f26aso18259135e9.3 for ; Tue, 21 Jul 2026 03:11:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784628680; x=1785233480; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=qy12RKts9D31/bxnU65LpuTKsVkQz9PKxgavdVWUciQ=; b=Ks22+TfY23zLOXm96eKOV1wFRwvKnUEsmps4Az3glpbiEElH1OkE7x0TNPoRtFHBqw sRfoh4yyZ9ezRJXvap6mgMnCyYHGklrVz9k+9PqtaQby6vuibC3u+zgcXWxJobzIKfve c0OfsKNXFo+74ymuv8MttJgpFRyZ7PT6wRFy1D3nD58t4I70+gToqnzwhjQ+8ubNJIXI /hsnYniXJYN1t01gTyP0Q20iK6z03NHSUhCS0N6v13VsBgEPR7bcxRD2A6hWthZSQM2S 9etvYmi0iqa2Ns1i28fWpNUS2Osh1h6GqP4B5f71PvE3wXWd1fp/uvh6+IGy0Ja/K80u h+xg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784628680; x=1785233480; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=qy12RKts9D31/bxnU65LpuTKsVkQz9PKxgavdVWUciQ=; b=TqafSR5x9siwrV8n8MzTEC0SBCKsKZw3iCPinFqFUIhQ+XyYtpMabeiMrfeq2Pavqx 8e7F3TiNZXGpPSPwRORr/9JlAXe3D+z+x2C3q08dWRRRrJx6to9LZkwilzK5i2TCgm73 nMHBp25ORN3n2INkkLPOuCwsxfOmgsflqZbk7FXiRbf99M+PWroKNNmQcizxY51YKC3Q 2p252M0O1k/AT9XJMJnZE1arRH4ygny3/fyDWpKtageyXqHJDZRzSyQQwkM8QFQG+4vu YuP8jOLGUy8+g83hq8GB+bZg5VIS/CTujX4eGtsZ7+ylkE3/kzuKzjABScGuZjIxLuCR opWA== X-Forwarded-Encrypted: i=1; AHgh+RqGox+I4PqjWCn4VZ4v+j4T3PBifnz4GJMRR4qihXugPasQYsxqnRXW/fDGdr9qdVQRWloskQHVvXfbZ48=@vger.kernel.org X-Gm-Message-State: AOJu0YwkTXi5kazWYYWPZE9yifg/WhED2kmduU2j0rl9sJJNXNB7tkgI PbesueOSIoFMefQz1oVguuPxtoGLqO+FPVfemqePjINFmcjtzd8iiHbmtCkbKg== X-Gm-Gg: AfdE7clyqE4E1FEm1hT9xQM3+mu9CU4Sft9McWeh44Jvc2wHgyeBlTEu/y+z7N968fY EK9qHTKC3bITKp8j4aKSe++yVNmga43HPaQfe6I2AGg7K6Ri6IePrQ9eGg7vq/HymK2TuHRHgZz 4L0+mbL3qoiNdWvUKw+4GadfjZp9V+TSW0HkS7kirqpAPl2jQ8B0LqmxFY3gn9bx7BiuCQYTIRO gLQ4+BiKCNdM3DIYs4DuiuJ5u/Y1nXzY/YDgpxxQg6DkfGnFPU9U2pBE8ylonHXJve8saMJwIgn mdmfnwyezItcsKOLAziBSRQQE0i+S/EZarhKHLg/HvLjSlMZXxG8PrOSKtC8mc7V8loXyIfLC99 x/IkuO7XAwL1PL4o/pdIuCymPkleemB2sW+phvHrh5X5DrFbmE2kGxOPnu+52FWm7pdXGEYisOZ NJlrmYue7qIBKBjJhNOh0QSEU= X-Received: by 2002:a05:600d:6447:10b0:495:63f5:7a4f with SMTP id 5b1f17b1804b1-49563f57a9amr46059765e9.33.1784628679879; Tue, 21 Jul 2026 03:11:19 -0700 (PDT) Received: from xeon ([188.163.112.51]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4956547319dsm57127085e9.5.2026.07.21.03.11.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Jul 2026 03:11:19 -0700 (PDT) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Svyatoslav Ryhel Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 09/10] ARM: tegra: tf701t: Configure UART-B line used for GPS Date: Tue, 21 Jul 2026 13:10:58 +0300 Message-ID: <20260721101059.451699-10-clamor95@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260721101059.451699-1-clamor95@gmail.com> References: <20260721101059.451699-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Set UART-B line to use hsuart since it has GPS device linked to it. Signed-off-by: Svyatoslav Ryhel --- arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts b/arch/arm/b= oot/dts/nvidia/tegra114-asus-tf701t.dts index 32d55c18c7446..0d182fa5c1af2 100644 --- a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts +++ b/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts @@ -1283,6 +1283,11 @@ drive-gma { }; =20 serial@70006040 { + compatible =3D "nvidia,tegra114-hsuart", "nvidia,tegra30-hsuart"; + reset-names =3D "serial"; + /delete-property/ reg-shift; + status =3D "okay"; + /* GPS */ }; =20 --=20 2.53.0 From nobody Sat Jul 25 00:52:55 2026 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2DA24480962 for ; Tue, 21 Jul 2026 10:11:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628685; cv=none; b=Q1kORWEEbAesDt0f4bm1c53UggcbajTW4v0mkrtupBWUyB1stP2nuNAiOUNm9oIa72eOPgPQzs7XDrMOmu+ZI4i72aSj6Z0anGjTGcBcYdMFTchsRfjmrEwCH4iRc7BESxclaLtI/jmhHesqd1FAqjcQSNsy2e5ZfOK1XaV9b4M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784628685; c=relaxed/simple; bh=gXNJqaf+zTctXL5WLgdpGYeFG2qxNG2Vh2hV85r/k1Q=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=QUYl/edKowhRBbUphrHbN6llUxhS7B+eI54U8cMdX1SQz8ZBuoCPOUsLNHseqJKy2r2JhIRX9m3oem0Jw5CS3tIsbF0bD4GerLBkXQ9K8grv1ujrJ0BMnEVw53irDItIW7saVebC4FWdLEqNaR6kgLwS+nWYaRTRGhOVi2t6rlE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=svj53zPm; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="svj53zPm" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-49550ec592cso14027905e9.0 for ; Tue, 21 Jul 2026 03:11:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784628681; x=1785233481; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=GL48HhqEqA89OWX1SNNRwvNWdwLXSktQBg9CSPlO8sc=; b=svj53zPmGgsQQomAM3SKz6UktBhgsIGXco8OB9gm3mNaz6nHxY40tQ4guxNVLTpfQe H0lTG50dg3E32tm8/migoqNTnthSUTkzMfyFMBPvKL1xd8ox3XaXEiIIBhsL2lOzEGGX ty1dmNwyXK8Pt7v7pgIv08r2ReTQcWJFs6IlfjQqukmMG+eEyb1R6SYVnk8eW/H1mfJH 9VzXYOYQAGOj8lIX2MdOyWzpdGQRsDRjEwAxnDRLSUt6mvfHgoe8RLi3EYO5hvvKlDBP w2UtU/DWmqJJ+7dJDXkdlvzbedwhAkh25lx1PyHT9edwH8el8J+wA5llqtcIUUdDuKpd TqTw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784628681; x=1785233481; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=GL48HhqEqA89OWX1SNNRwvNWdwLXSktQBg9CSPlO8sc=; b=rdHBaeTWfHHb3olGQU0eFQz7gyYi0b7zqI2stdqcGQI0BWdAM2tbExNyuHjHykY93N JYWu+vyQtdR3a6m2T9zoy3G1jKeBpxxZ/9PfVAGyKdLBc46lPugzcfr9k/xqCmkEvXuz nXYslhjtgQyWNjkZEoOfeUz4JYUVD7yfDRjtrzxQRPzBWDMGE+cQ03buDwyUSJAGKYOA XAorPgVzAndJ687AqkEBs0xKCKpG7ZW25gJ9ZyHdbfRKia8/Q4d2gN2/FF8oaq0dwnDz 0apbLgEMzxM/YR9/i9eSbpoVA4iCXTn0sBQ65g+yA+eZ4eMA/Orgx3y2ttIZmn2nEreS 48mw== X-Forwarded-Encrypted: i=1; AHgh+RpQe58a5d4wnzh14fMGSoS0IK5YJnebQ3HibwGU0YeVXizEGf5nSMHJfvbWrVqWHl7bYzuFzzpPAIxs114=@vger.kernel.org X-Gm-Message-State: AOJu0Yy1WdhYHn0MbA8F03bryICa4pDbHXh9Q1qX9kstiUMlZJS0IDAR YHUhl0dF0DJqQzmdkym6XJVaDO97cHbNE3+2syo01ZLomjq/sqMDb1Qu X-Gm-Gg: AfdE7cl5+HmtM3NZUda6VI/3nM3k5PcSejkcibAQlGoGmeqo721jRmK4bJYFf5gg+rz PUAa4Puec4bSH+w2wDjayD1NAqveGeE+aOmG8xMngKZ/ixMN0V8qEzWgzKKEimVfijap477y6tK EH0XNXctfcN+VoSbpbFCEUFTrmBP7yXCYRyoD6TUx50y4JJ/yS7Cqs8UYbU8UImVPn7KXQzYxyN zDhZiqx7pMKq8t6l/tSOyG3QafDfQRyB+56Eo/rv1lF7Ys1QlXhP9e3vu+ZK2oSBDGPypf4vrJg +gDp6s5w5ofeAQqZ0HjVrgDsLa4/hkXogBeoPyi8PPcFU7MyWdgXgyOTPVCxPBJ+f8T6BbYVZY2 oM7re168+a+XHeMBo2OtF5hNAL6dKZLuTDzcwoiszV25Mpv5ETzW2L5sZav/Kr1aYJJoSBG/4Fl X/QhINILZCZ6IiYHTZY3lMeFE= X-Received: by 2002:a05:600c:3b0a:b0:495:6022:5a23 with SMTP id 5b1f17b1804b1-49560319f6dmr71655465e9.19.1784628681221; Tue, 21 Jul 2026 03:11:21 -0700 (PDT) Received: from xeon ([188.163.112.51]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4956547319dsm57127085e9.5.2026.07.21.03.11.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Jul 2026 03:11:20 -0700 (PDT) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Svyatoslav Ryhel Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 10/10] ARM: tegra: tf701t: Add chosen node Date: Tue, 21 Jul 2026 13:10:59 +0300 Message-ID: <20260721101059.451699-11-clamor95@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260721101059.451699-1-clamor95@gmail.com> References: <20260721101059.451699-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add chosen node since some bootloaders may require it and add stdout link to UART-D to simplify getting kernel log via console. Signed-off-by: Svyatoslav Ryhel --- arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts b/arch/arm/b= oot/dts/nvidia/tegra114-asus-tf701t.dts index 0d182fa5c1af2..1b9839a855610 100644 --- a/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts +++ b/arch/arm/boot/dts/nvidia/tegra114-asus-tf701t.dts @@ -26,6 +26,10 @@ aliases { serial2 =3D &uartb; /* GPS */ }; =20 + chosen { + stdout-path =3D "serial0:115200n8"; + }; + firmware { trusted-foundations { compatible =3D "tlm,trusted-foundations"; --=20 2.53.0