From nobody Sat Jul 25 01:02:58 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 81A3537755D for ; Tue, 21 Jul 2026 12:10:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784635863; cv=none; b=OdPWVpJcNbvJtywtM3dveIpTEpD0FU5SkqLlC1L/XJEESPlPaDGIM1XuItQwcSRLE/ALMmIaDkH4qWCyBMaAjXmqbzEe5fpwRZJWf58XI1qsK9NRO5owl2hp4kWbYI3yYkBKBaYHiiCSu/DVyd/TQs8P1+V/hWdb8aRlImu/6lM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784635863; c=relaxed/simple; bh=Ok4h5MuNFbiAwGJVEMYjwsqgAPQuUHpRhxZV08QwcGA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=iTVdXJQz2t7+GMIm73caSCKLVL+8qiw5OoOIS68Lu55VWa+8S1xlX13XU9BMSdp2FMoD+YRc3d0ZoEsgIIvz8+F55egmTclQ4PDPj9N+XkrsHyyC5oVFbPn+azlj2IWYdhoTFezUd8QVXJ/Rex7biDwV5JIcgUQ7RVMTc/0Z054= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=lppMKQzf; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="lppMKQzf" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-49553515a8bso33238475e9.1 for ; Tue, 21 Jul 2026 05:10:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1784635858; x=1785240658; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:content-type :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to:content-type; bh=W/Sbmym013BRx32n0veQZDCRWz7mq/KeTTSGYGX5YmA=; b=lppMKQzf7nCdM2+2jI2mMfbWVYbjISP1awD8BO7C1e1kp6whF93sCN0CiZn9yTtAfS WQWoKvpM4G02q106S+iyRfTZdXrDm61CpBA05HH7tEI1jrDtxLXFnQt0NxXMPK3GboQy cIJn8Gyo2C19x462ed7dr7r7YOWMVIOpNysZHRTVha9YKGSzCcxB2NSobzOwidMgZlKp cr5IT+4eRYKOw3zEjDfd5pR9WOJiR3k9qVFXGeGyV82PhycMM96pSeyL6YlsBNHznFhM sYVHHXwpL58uakrZGzOk5ZrDVnSsSlHEMLqDz9T0l68hhJfvUITWN4TLUfECeRLui5Gl uIQg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784635858; x=1785240658; h=cc:to:message-id:content-transfer-encoding:content-type :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to:content-type; bh=W/Sbmym013BRx32n0veQZDCRWz7mq/KeTTSGYGX5YmA=; b=SzESAVLUCmhM23wCRTWduEVNj6Zp9IPZ9/3IQ+VKmFF+ywMlMHE8hOiKb0C3wEMPMC HDVwE3GOfzBcmha+rYPfPNK+XKDh+MGL5k69Cdg5juAWraFP3SyD4lMQk7pQPTKa/KOa TlhJB9ddiQGuq5L0F1BFqu7OIm3OV/ajezl/IzltsCg67qrbdyF20ehR2TfpFUl1G6Qe +1BC7QPZ9f265nLFvqeeAXG/PxXipW7lUPT9d9cNPXn4yyimzpkuTO7lRAU2J+uVKIb6 URM7saGi3aD6x869lIGFhcmfAkBZoKo4o8YLjyH8fwEN7MIqHZep0hQhuywjQFBeIPIo oVpA== X-Forwarded-Encrypted: i=1; AHgh+RoK4CLTTeXSLHH2/PvzSK/tpCbbaCLr7eeeEC2qAwV2YQ7qyD1rpBTRxTc03NfuRQzc371nvYSV9UEQFHI=@vger.kernel.org X-Gm-Message-State: AOJu0YwmxVsthxNgn4DS9ggqEgmRzWW52giXwMdadKceFai0A2FS4Qo0 Ai1CWAjMNSjt7tg+BCpUc8L0fepJ5gnjEm3dQWQ/AbQytZipoUfdY/K6w4D1LN1ZAnM= X-Gm-Gg: AfdE7clctcCBR9NW7lszIeoKhQ6Fk/qmpr9iKi1VzCltruDn/gJRnBGeDx5n1TyHV3f zHPCcMZKy2zhYHWzHuQpYRBXyyikmDQfYCl1PYb2XogSlWc8PE6UOqj15r4soMIf2ZGNX18pPVK qQ/AohQjBzlqW1WwDc7jLh6L0JXVjpUmp7bgPwuLRzpBNoNPa7g9fPzmcpsEkGY6pUyCg21JRxW F2Xxf3ey3ezFy/XfEeHg9sWevdB0taLheFxDv9B4VXxL23eoIAIwKgsc5m83wHDthk1VTHQ6hQY lYAuR9hpqAz9iFq1vNCp4k9hAiBjsY14StOwTgSOVILBR8+nBjwCXipv+IdETR6AdbFU4vQgcQX 5JPzA6/O4BPVZUkAy5Wk/NMTQeRK6ikc/nyOuqT6z4O2R6oXSo79WKl5DCjgfiKPwPg7kXHvgjo WAoConVjY+vbrLFYcFHqnWPmo= X-Received: by 2002:a05:600c:474e:b0:493:915b:dc4a with SMTP id 5b1f17b1804b1-4954a3d005amr234955265e9.8.1784635857513; Tue, 21 Jul 2026 05:10:57 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:106d:1080:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-47f63ed2314sm2598866f8f.23.2026.07.21.05.10.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Jul 2026 05:10:57 -0700 (PDT) From: Neil Armstrong Date: Tue, 21 Jul 2026 14:10:55 +0200 Subject: [PATCH v4] arm64: dts: qcom: sm8650-ayaneo-pocket-s2: add display nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260721-topic-sm8650-ayaneo-pocket-s2-display-dt-v4-1-68e5fa9056ad@linaro.org> X-B4-Tracking: v=1; b=H4sIAM5hX2oC/53RyW6DMBAG4FdBPnciL3iBU9+j6gHsIXEbMLUJK op49zqkUlr1kvQ40uj7ZzmThNFjInVxJhFnn3wYclE+FcQemmGP4F2uCadc0ZIbmMLoLaTeKEm hWZoBA4zBvuMEiYPzaTw2C7gJpKjaVlfYalqRzI0RO/+5Rb28Xut0at/QThf/uyPixynPMF3bb iPUxZ0DpH0vDC3BaFV2OZ/n/HqW5Oc+92OL1tKAoIYh6o4hl/+2ohIlqwA1L5VG7lra1bO5WG2 TEGzoez/Vxax3jFzOc/BpCnHZHjOz7RqP/2BmwKDrmOCWUke1ej76oYlhF+J+S5n5TZacPyDzL FvnyvxelA37K4ubrOkjssgyKofKOCG6qv0lr+v6BYcx5yu0AgAA X-Change-ID: 20260428-topic-sm8650-ayaneo-pocket-s2-display-dt-539bb79eb709 To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven , Magnus Damm Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, KancyJoe , Konrad Dybcio , Neil Armstrong X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=9061; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=FMsEnrQ3z5NlomYAxrBGjapuokcLtKDDbhPD0JF8nnU=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBqX2HQMq/FDT0yjjFaU1rFZ6+cLqgrxaSjJYz3AMzB wobgeVqJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCal9h0AAKCRB33NvayMhJ0ZHeD/ wLFPnCYQEyh5rlhGa29tjNcQEXOpaHZL/0MvVXsX/Du1h0DHGbqoInaF1QmEcHOMd6sHzueB3xs9Zt kuRIaXVAKIxt6YcDxvNmeY6jmWGODCTLHu/wVgmvn4NcpYPWheKR1+lfzioOgEaAHYH9QX0YmRwzAE SjZNtSCjvqkAInVPV2qRZUotijayyl/MruTpvdTWkMIvh8wnxlx03/Xr7CbC6PpAzjRlrvytRgz+Cv 5FalkkNQuKkIJrIIdw0J8NeLQ7ChSphjOC4Yy+G14SQsDNq3L+FuWDT0zp/YehD/AAbYOH0bYOGE56 C5XwVWZDA/PAFjDX1hiHx6dNuuEwEWsuICZMCXnqE/frdEYi+beJVQzMfZ1xtoD58pWyuBU3QAoJnb nvIEWoyvX+72nkpCSuhOGkodSHRZlp99XVVQ3GXD6GAf/O4Sfgve6J5bCEACjMkqRkqKXkNh8plejP C0d0085Mj/48BrZkQ4exrzYXwYjsKAZoJDT6xWFqZS76xupAPqUiJ12Y2YYgddvmIALlnixdZLEOqC qKj55p20BBqlFzZxBTRQxW2oZRGM/HnVqVcYMnLKD/vA2fXNAWCfXqffgNvNOuZZDgGNNXT2D65j0u A/dq9l9Gr/Ft8LNzTwrvWZp5z1qveZhxoTFrSd6rnZ5s1SLHA/cZ1kGi6OcQ== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE From: KancyJoe Add nodes for the dual DSI panel, the SGM3804 regulator, the SY7758 backlight controller, the touch controller, and enable the GPU to enable full display support. Reviewed-by: Konrad Dybcio Signed-off-by: KancyJoe Signed-off-by: Neil Armstrong --- Depends on follwing bindings, all applied into linux-next: - https://lore.kernel.org/all/20260522-topic-sm8650-ayaneo-pocket-s2-r63419= -v7-1-16edddda9951@linaro.org/ - https://lore.kernel.org/all/20260521-topic-sm8650-ayaneo-pocket-s2-sy7758= -v4-1-73c732615e4a@linaro.org/ - https://lore.kernel.org/all/20260522-topic-sm8650-ayaneo-pocket-s2-sgm380= 4-v5-1-bd6b1c300ecc@linaro.org/ --- Changes in v4: - Reordered regulator & mdss nodes - Moved zap shared firmware into separate node - Link to v3: https://patch.msgid.link/20260702-topic-sm8650-ayaneo-pocket-= s2-display-dt-v3-1-e6de68d33f9b@linaro.org Changes in v3: - renamed backlight label and node as "backlight" - reordered pinctrl properties - added regulator-boot-on to display regulators - Link to v2: https://patch.msgid.link/20260522-topic-sm8650-ayaneo-pocket-= s2-display-dt-v2-1-cdd4b70e5a16@linaro.org Changes in v2: - Update for bindings changes - Remove empty line - Link to v1: https://patch.msgid.link/20260428-topic-sm8650-ayaneo-pocket-= s2-display-dt-v1-1-ff132c00d076@linaro.org --- .../boot/dts/qcom/sm8650-ayaneo-pocket-s2.dts | 244 +++++++++++++++++= ++++ 1 file changed, 244 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8650-ayaneo-pocket-s2.dts b/arch/ar= m64/boot/dts/qcom/sm8650-ayaneo-pocket-s2.dts index 0dc994f4e48d..035efeacc7db 100644 --- a/arch/arm64/boot/dts/qcom/sm8650-ayaneo-pocket-s2.dts +++ b/arch/arm64/boot/dts/qcom/sm8650-ayaneo-pocket-s2.dts @@ -325,6 +325,23 @@ platform { }; }; =20 + sy7758_vdd33_reg: sy7758-vdd33-regulator { + compatible =3D "regulator-fixed"; + + regulator-name =3D "sy7758_vdd33"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-boot-on; + + gpios =3D <&tlmm 163 GPIO_ACTIVE_HIGH>; + enable-active-high; + + vin-supply =3D <&vph_pwr>; + + pinctrl-0 =3D <&sy7758_vdd33>; + pinctrl-names =3D "default"; + }; + vph_pwr: vph-pwr-regulator { compatible =3D "regulator-fixed"; =20 @@ -986,6 +1003,10 @@ gpu7_active: trip-active { }; }; =20 +&gpu { + status =3D "okay"; +}; + &i2c3 { clock-frequency =3D <100000>; =20 @@ -1016,6 +1037,30 @@ wcd_usbss_sbu_mux: endpoint { }; }; =20 +&i2c4 { + clock-frequency =3D <400000>; + + status =3D "okay"; + + touchscreen@5d { + compatible =3D "goodix,gt911"; + reg =3D <0x5d>; + + interrupt-parent =3D <&tlmm>; + interrupts =3D <162 IRQ_TYPE_EDGE_FALLING>; + + reset-gpios =3D <&tlmm 161 GPIO_ACTIVE_HIGH>; + VDDIO-supply =3D <&vreg_l14b_3p2>; + AVDD28-supply =3D <&vreg_l14b_3p2>; + + touchscreen-size-x =3D <1440>; + touchscreen-size-y =3D <2560>; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&ts_reset_default>, <&ts_irq_default>; + }; +}; + &i2c6 { clock-frequency =3D <100000>; =20 @@ -1053,6 +1098,51 @@ redriver_ss_in: endpoint { }; }; =20 +&i2c9 { + status =3D "okay"; + + /* Screen power */ + regulator@3e { + compatible =3D "sgmicro,sgm3804"; + reg =3D <0x3e>; + + pinctrl-0 =3D <&sgm3804_default>; + pinctrl-names =3D "default"; + + vin-supply =3D <&vph_pwr>; + + sgm3804_pos: pos { + regulator-name =3D "panel-avdd-pos"; + regulator-min-microvolt =3D <5200000>; + regulator-max-microvolt =3D <5200000>; + regulator-active-discharge =3D <1>; + regulator-boot-on; + enable-gpios =3D <&tlmm 59 GPIO_ACTIVE_HIGH>; + }; + + sgm3804_neg: neg { + regulator-name =3D "panel-avdd-neg"; + regulator-min-microvolt =3D <5200000>; + regulator-max-microvolt =3D <5200000>; + regulator-active-discharge =3D <1>; + regulator-boot-on; + enable-gpios =3D <&tlmm 58 GPIO_ACTIVE_HIGH>; + }; + }; + + /* Backlight */ + backlight: backlight@2e { + compatible =3D "silergy,sy7758"; + reg =3D <0x2e>; + + pinctrl-0 =3D <&sy7758_default>; + pinctrl-names =3D "default"; + + vdd-supply =3D <&sy7758_vdd33_reg>; + enable-gpios =3D <&tlmm 164 GPIO_ACTIVE_HIGH>; + }; +}; + &iris { status =3D "okay"; }; @@ -1073,6 +1163,93 @@ &mdss_dp0_out { status =3D "okay"; }; =20 +&mdss_dsi0 { + vdda-supply =3D <&vreg_l3i_1p2>; + + qcom,master-dsi; + qcom,dual-dsi-mode; + qcom,sync-dual-dsi; + + status =3D "okay"; + + panel@0 { + status =3D "okay"; + compatible =3D "ayaneo,wt0630-2k", "renesas,r63419"; + reg =3D <0>; + + pinctrl-0 =3D <&disp0_reset_n_active>; + pinctrl-1 =3D <&disp0_reset_n_suspend>; + pinctrl-names =3D "default", "sleep"; + + vddio-supply =3D <&vreg_l12b_1p8>; + vdd-supply =3D <&vreg_l11b_1p2>; + vsp-supply =3D <&sgm3804_pos>; + vsn-supply =3D <&sgm3804_neg>; + vci-supply =3D <&vreg_l13b_3p0>; + + backlight =3D <&backlight>; + + reset-gpios =3D <&tlmm 133 GPIO_ACTIVE_LOW>; + + rotation =3D <90>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + panel0_in_0: endpoint { + remote-endpoint =3D <&mdss_dsi0_out>; + }; + }; + + port@1{ + reg =3D <1>; + panel0_in_1: endpoint { + remote-endpoint =3D <&mdss_dsi1_out>; + }; + }; + }; + }; +}; + +&mdss_dsi0_out { + remote-endpoint =3D <&panel0_in_0>; + + data-lanes =3D <0 1 2 3>; +}; + +&mdss_dsi0_phy { + vdds-supply =3D <&vreg_l1i_0p88>; + + status =3D "okay"; +}; + +&mdss_dsi1 { + vdda-supply =3D <&vreg_l3i_1p2>; + + assigned-clock-parents =3D <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>; + + qcom,dual-dsi-mode; + qcom,sync-dual-dsi; + + status =3D "okay"; +}; + +&mdss_dsi1_out { + remote-endpoint =3D <&panel0_in_1>; + + data-lanes =3D <0 1 2 3>; +}; + +&mdss_dsi1_phy { + vdds-supply =3D <&vreg_l1i_0p88>; + + status =3D "okay"; +}; + &pcie0 { wake-gpios =3D <&tlmm 96 GPIO_ACTIVE_HIGH>; perst-gpios =3D <&tlmm 94 GPIO_ACTIVE_LOW>; @@ -1390,6 +1567,20 @@ sw-ctrl-pins { }; }; =20 + disp0_reset_n_active: disp0-reset-n-active-state { + pins =3D "gpio133"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-disable; + }; + + disp0_reset_n_suspend: disp0-reset-n-suspend-state { + pins =3D "gpio133"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + fan_pwr_pins: fan-pwr-state { pins =3D "gpio125"; function =3D "gpio"; @@ -1411,6 +1602,20 @@ fan_int: fan-int-state { bias-pull-up; }; =20 + mdp_vsync_active: mdp-vsync-active-state { + pins =3D "gpio86"; + function =3D "mdp_vsync"; + drive-strength =3D <2>; + bias-pull-down; + }; + + mdp_vsync_suspend: mdp-vsync-suspend-state { + pins =3D "gpio86"; + function =3D "mdp_vsync"; + drive-strength =3D <2>; + bias-pull-down; + }; + upd720201_avdd33: upd720201-avdd33-state { pins =3D "gpio123"; function =3D "gpio"; @@ -1440,6 +1645,13 @@ gamepad_pwr_en: gamepad-pwr-en-active-state { output-high; }; =20 + sgm3804_default: sgm3804-default-state { + pins =3D "gpio58", "gpio59"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-disable; + }; + spkr_23_sd_n_active: spkr-23-sd-n-active-state { pins =3D "gpio77"; function =3D "gpio"; @@ -1454,6 +1666,34 @@ spkr_01_sd_n_active: spkr-01-sd-n-active-state { bias-disable; }; =20 + sy7758_default: sy7758-default-state { + pins =3D "gpio164"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + sy7758_vdd33: sy7758-vdd33-state { + pins =3D "gpio163"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + ts_irq_default: ts-irq-active-state { + pins =3D "gpio162"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-disable; + }; + + ts_reset_default: ts-reset-active-state { + pins =3D "gpio161"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-pull-down; + }; + wcd_default: wcd-reset-n-active-state { pins =3D "gpio107"; function =3D "gpio"; @@ -1549,3 +1789,7 @@ &usb_dp_qmpphy_out { &xo_board { clock-frequency =3D <76800000>; }; + +&gpu_zap_shader { + firmware-name =3D "qcom/sm8650/ayaneo/ps2/gen70900_zap.mbn"; +}; --- base-commit: b3f94b2b3f3e51ab880a51fc6510e1dafba654ed change-id: 20260428-topic-sm8650-ayaneo-pocket-s2-display-dt-539bb79eb709 prerequisite-change-id: 20260428-topic-sm8650-ayaneo-pocket-s2-sgm3804-8764= fbb72eb7:v5 prerequisite-patch-id: 901a0948e1afbb03ff78a063d4f66c17665588ef prerequisite-patch-id: 5ca959a92d05c86ae7a77400d5c4c9bb8bb214f4 prerequisite-change-id: 20260428-topic-sm8650-ayaneo-pocket-s2-sy7758-3081e= e7f1e25:v5 prerequisite-patch-id: dd1c5acff71bcfe0730472051c0a5c7c339e2116 prerequisite-patch-id: 30e1bf23756ac7de0e29e4c30e7c9737366cf856 prerequisite-change-id: 20260428-topic-sm8650-ayaneo-pocket-s2-r63419-e7246= 7e2db0f:v8 prerequisite-patch-id: 53130195c1df5886a953f3eb1ffea6e5b32257ec prerequisite-patch-id: 016545217702b15d67b3ac48392c2978fc04b000 Best regards, -- =20 Neil Armstrong