From nobody Sat Jul 25 01:35:29 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6E14343553A for ; Tue, 21 Jul 2026 07:35:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784619345; cv=none; b=AhojhNsPvuTLOIDssY6eOqDqvVZ4cn0+oMCGqSKW7R3MwEYwr7fzukPXVlTJLdVfmbtnkET8t5OaYA8DnZ4VCPg0BaE0k10poIL34Vib0pg7wCaJfdG1qBJx6gH2dvozdl1i5sCVdgSPPsio0RkoG1u/zIgNxyIjT/aakPm3GPA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784619345; c=relaxed/simple; bh=WozQChOwpT5XbSckiOczusoNxMbfOtWC/N7oYFDqB9k=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=m17a5QEsyVS3PvEvQm7f9Go7soF0vz3i396NlGGjx6Z6sLPiOe4oYaxXVJirmYorVLo/vD48Qadg96fSdxGS0FcjcRF5gBT739vhBaqWFRl0YGm0wcAsCEpNbA5oodmzVjSqN9zhTb1qw1A9j3uRuEHGPRWz9k1YUYWZuRz2uQw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=PQ4KXhoO; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Kc+zfNmY; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="PQ4KXhoO"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Kc+zfNmY" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66L61O0m3978346 for ; Tue, 21 Jul 2026 07:35:43 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 3VOD5T7OaKyQmxUkKOE7sENrGCh7MXhM26C+rHheFBY=; b=PQ4KXhoOcEHg0eai ePHgQ/jaKepkvWObyLXfVNu6Q1dLS8a+t5bHwFhhSWmnkJGpQ+FLqz7/GrhTBfMR x9zNRTcUf1RQJGW5oBL9WWopWJuYBqJ0jFUFDdvBsMZY+h2g/ysNsjT9f+QpRr4z ipvpH++wtfv+4etSwWh1RkJYxqhu0VMJwRo3D7TBANRVrcAYDo9lM5SPFyvKvPd7 rLVnBa4LBVuPF93maQRm6u3CEp07sl4kLj63sdTGu+zaTumP3kE9QzxdFFxHfKTY ICaipnA1UEXP2EaBwi6/Bgv+f8BeALhVnXnEQW9OF98au/fYwU29+hQfn6CfDtbd lJjA1g== Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fhqv431pn-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 21 Jul 2026 07:35:43 +0000 (GMT) Received: by mail-pg1-f200.google.com with SMTP id 41be03b00d2f7-c856470fe9fso6386041a12.2 for ; Tue, 21 Jul 2026 00:35:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784619342; x=1785224142; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=3VOD5T7OaKyQmxUkKOE7sENrGCh7MXhM26C+rHheFBY=; b=Kc+zfNmYLLmIfKKRAvPfo/9oERqu2r/aQGCsrfNISDqu0KQbxzHy+/xWBRUBiTupV7 MhwNDc9k/7GOstWERaHER7jYj16SiEmdht9FAk6ALFoL5CD42XQX387uTB7VeBxp2b+k iqhyO3kDlAfy6fQnWQ7r8KUVDBrgMptbi06StGgo2IZMl0MQ86zZ0tGDRcCG+qHaRmEB BWzThkC22Wra5KTeMowXaAa87HtmOvmQWbep9xSr4lkkZFGn6iXMU7H7JAhwCpv6pyrY jCPrTJOAf5C+BgqwBTywETRBldjWqywuOF3Maw0NFHNG6W9Q6Bs3Ovcy6FXRmdwK0P0K FTfA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784619342; x=1785224142; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=3VOD5T7OaKyQmxUkKOE7sENrGCh7MXhM26C+rHheFBY=; b=sqg6X1uQSWjAmH8x7dz567B9x/qeCyife3XWEKSEbdtOYJRzxPTkIs87PX7HQ/3pMf JCwhv/Mbsljk6OiHFiOY1N3v42Psn0Xd0FguX0qykeKQSRtYC/TVgtsf9tNJ2gCb38Wf kP5LuhOIEtG2YvhHDhXdeoRNtzztxxNw76wiAhnorMdWWNAItqYOXFIqGvis/uqjNYlx LUuFzVqC2/7dr3PA/JdjBv1CH8e2tjqVcoyXixi2y7eG786cFbYe8w/KI2guYY+sIB02 XWw+myLdaYhcOS4frHo7Mjfg7//9vYMAVfMgBNOqqTnGoLD7G1tOIk9II8dd7WZ0rNJ6 NptA== X-Forwarded-Encrypted: i=1; AHgh+RrpsyRh7vdIDE8HRGUdUyK/i+V1nPkM1ifTFwi/+97Cp6KHTRsEBzuEHrk3zW5LC8xP1ZSz8Rz14I7PxYY=@vger.kernel.org X-Gm-Message-State: AOJu0YwY+KFOvk7gdNDOysNzx8HXF2l/JYGd6y/pU1y3jhKgK7DVWaTy SYZXLrvxKKCsnGEQpknN3wjnh+pKdXmTyCOgKU4I09eZJXc6pyVtK6bvFgPute9qI8WtLbERD9l EdqbXzfEU5cWubHW25az4QAFu6m1kJyY74d989+YRbeKlolvXBeeP2R3dMonXPfmY53Q= X-Gm-Gg: AfdE7ck3VI9TcXMOekBjIsGaXb9xAAFBbCi1/eeM99RLP6kIs/oZ6rBPpIxmVTUWAOK xnM2iTQCb/tZiN3DPOjxvCEQVaN8kdKG+z4gfZgqF5yMAjDhobX6wD2QMTYpmxnZhi+09klEJSD bqDVWKwe/0UPiOb3HgCDzDRikPUYIJEDQUMZMj8ahC+KefFcdEXcqyYPLfx6yjEC8ldzKDZ8bJN FPi1sG6nSZOzMQbQtUlbN1pdA4Fl7QlVctv0U+u0ixQ8bdzG9zRSFFHJog9zJnn3rxQz4RrX1we GlUt6P1ksoknHm76zr5/kkyIdRzl+76geeRF/8B2tyS7YL0N1HieWNsRlitgyfF1ZI48gcfSioK 9YiVx3qcAJDTmvqVeQ5FHEtqBktLzquECOQC0WpWe1oYyPlu/fVpBF+6zBH8JX3JIGABP4U6kY7 N/+2WJdjNObJvmHRH3WwsksHi7ykAjsQ== X-Received: by 2002:a05:6a20:e292:b0:3c3:6cfb:4ed7 with SMTP id adf61e73a8af0-3c3ad7ec516mr18246096637.30.1784619342345; Tue, 21 Jul 2026 00:35:42 -0700 (PDT) X-Received: by 2002:a05:6a20:e292:b0:3c3:6cfb:4ed7 with SMTP id adf61e73a8af0-3c3ad7ec516mr18246062637.30.1784619341921; Tue, 21 Jul 2026 00:35:41 -0700 (PDT) Received: from hu-varada-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3142a210571sm45224271eec.31.2026.07.21.00.35.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Jul 2026 00:35:41 -0700 (PDT) From: Varadarajan Narayanan Date: Tue, 21 Jul 2026 13:05:26 +0530 Subject: [PATCH v5 1/2] dt-bindings: phy: qcom,ipq8074-qmp-pcie: Document the ipq5210 QMP PCIe PHY Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260721-pcie-phy-v5-1-8d403ef7e780@oss.qualcomm.com> References: <20260721-pcie-phy-v5-0-8d403ef7e780@oss.qualcomm.com> In-Reply-To: <20260721-pcie-phy-v5-0-8d403ef7e780@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Varadarajan Narayanan , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Proofpoint-ORIG-GUID: 9mvHU687BjjT1YLWQoXps4Y23tKickt5 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzIxMDA3OCBTYWx0ZWRfX5GBLEduWRZrF ejnZJcCHPKzT+kAE4UD/uxrqvoLUCBhU2ndibgYnHKPrSB0q/HJRLcJwEABjgQgVM7nGN6kGCdJ ScbKBj1EzBBKesk4QiwIje1UNvBz6LHGr9abLJKJ66USOoWuW23fPdw1Z5dsY93XMGicO6mF+mc siiYs4DfGGSX97yWOu9MA6J0qB2bNBa/npKPerPN8mIBec9Op2KoA/YRuuJWbR7ea3nH9cm463L +XTKPOeFoAwkxdsNKxl0Yqo8z5ursWlT1bQbgh4yeSg+o+zMmQ2mq+kWgZSeCgi9HYhpCtBg8n6 /S70yXZyYp2cKk+CWRPHzZPpA5RqT7cBzE8lqfaSjma+chKsYYK5AvsX2ea7LN4e0A6d6uRSb4l 7HOA3nTTGEM156wdDa+qTRYY3JhgLJLNQCO5f5OFXCHZX0Z5ppUJxQsXrSQPdQ79PUGI1Nup6y0 Y45dsml9UQa3oJBJUtg== X-Proofpoint-Spam-Info: AW1haW4tMjYwNzIxMDA3OCBTYWx0ZWRfX96068fZlkGHq /SQdygEEQlyeyg8STM43NQxk59mFZ3DPJ0CDUL+iywU+TgMvRpbz2TRFQkPx+ghWRGUw9CWDH23 FkGnebiP4tymgwVhX4iGzFJUqQlDE1A= X-Authority-Analysis: v=2.4 cv=daawG3Xe c=1 sm=1 tr=0 ts=6a5f214f cx=c_pps a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=EF49ANZLUTmcXe5zpi4A:9 a=QEXdDO2ut3YA:10 a=3WC7DwWrALyhR5TkjVHa:22 X-Proofpoint-GUID: 9mvHU687BjjT1YLWQoXps4Y23tKickt5 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-20_06,2026-07-20_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 impostorscore=0 priorityscore=1501 suspectscore=0 malwarescore=0 clxscore=1015 adultscore=0 spamscore=0 lowpriorityscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607210078 The ipq5210 has one dual lane and one single lane PCIe phy. The dual lane phy is similar to the dual lane phy present in ipq9574. Hence qcom,ipq5210-qmp-gen3x2-pcie-phy is documented with ipq9574's dual lane phy as fallback compatible. The single lane phy (qcom,ipq5210-qmp-gen3x1-pcie-phy) is documented as specific compatible as it uses a combination of its own initialization tables and some of the existing tables. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Varadarajan Narayanan --- Documentation/devicetree/bindings/phy/qcom,ipq8074-qmp-pcie-phy.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/phy/qcom,ipq8074-qmp-pcie-ph= y.yaml b/Documentation/devicetree/bindings/phy/qcom,ipq8074-qmp-pcie-phy.ya= ml index f60804687412..fc155ad5fa6d 100644 --- a/Documentation/devicetree/bindings/phy/qcom,ipq8074-qmp-pcie-phy.yaml +++ b/Documentation/devicetree/bindings/phy/qcom,ipq8074-qmp-pcie-phy.yaml @@ -17,6 +17,7 @@ properties: compatible: oneOf: - enum: + - qcom,ipq5210-qmp-gen3x1-pcie-phy - qcom,ipq6018-qmp-pcie-phy - qcom,ipq8074-qmp-gen3-pcie-phy - qcom,ipq8074-qmp-pcie-phy @@ -28,6 +29,7 @@ properties: - const: qcom,ipq9574-qmp-gen3x1-pcie-phy - items: - enum: + - qcom,ipq5210-qmp-gen3x2-pcie-phy - qcom,ipq5424-qmp-gen3x2-pcie-phy - const: qcom,ipq9574-qmp-gen3x2-pcie-phy =20 --=20 2.34.1 From nobody Sat Jul 25 01:35:29 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A159A43553F for ; Tue, 21 Jul 2026 07:35:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784619350; cv=none; b=WFcZRmK0RMKAufnKaiA8/7TZZm72+JcuZLI3WFpCTcCouAq0J+Q0vvObAMzeFG6bFaMggmaNbY/TY5cnXnift0UiQKi5fog9t+OuVsAwlBdQB7ASvd8Puhz7fey1wgx/Ws/3EQAXhnC83bL/ARFjRf6I3nC3qBnp1okUlRJxzos= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784619350; c=relaxed/simple; bh=mUofERfq/n9bvkJmozB5MEVLjKLsLA471fqUijwrBtE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=RypdN5+7fJF79izVFZ2u65S0DIBlb42aEjossa6cuSWdhBX6AA2uJoRXLz0ss9NBo3SpPhbZrvL7YzSw49yVKQHfSaV5AO8eLve2lT0upGyfKPDkxW36TIVm3UwF5abE6V4M2KW4NdAR1LvO9bp+108Hnn3LdFc6jl/IKp52/u4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=dsjAn/el; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=MMcUU3z1; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="dsjAn/el"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="MMcUU3z1" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66L468kV037701 for ; Tue, 21 Jul 2026 07:35:48 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= lPzGGWJt6OLARbXb79TXcUx+RHCnNMi3U0xcb+MgwK4=; b=dsjAn/elMnOLJoEI 7oKBgJ4FKnr3aIWn4vJQ4ZSxPrXfIeoCaz1mLP0vjs0Fa9P4r68X6Bm+ziU3ke5w MwYu4g8CK1TpKNXEu8d+8MJrtAb0tfL9lYtu7/i2QmCyokzNeMOtlqJV9hPb6EFD 5ENTsZdZ2koQcKLmp2VCX8pWKdEbBl1gZcYTAabpY1ee3ByOt2JmuyUzJFbBCa2b 8pfEfDUt0mLo0tdJ5xFuy4ZhiTWNi9IoEIY2c5n+wJ8I2UEC8DjMoBmIPmYk2PJv GqZkJnT6DLcscQmmk0Yysj1eiVGjJABuIfWqZW7+vT0nQaXKKm9B5rKfJt0w2GB4 eTBGng== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fj1es0srx-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 21 Jul 2026 07:35:47 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2cf1c86963bso40421665ad.0 for ; Tue, 21 Jul 2026 00:35:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784619347; x=1785224147; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=lPzGGWJt6OLARbXb79TXcUx+RHCnNMi3U0xcb+MgwK4=; b=MMcUU3z1Eahb9LwFqYs1GCzGFL/E2759haKI0/PS4fZY4k3iYQDxXkJdap8Z19T49w FIFqf/CuXDyQ8D60au7AMUMgCpdQOexSnkGTiJ0666JeQXkdAZUf08UmxGsYXHmJ8Boj LohIwzXWZBEVwgzBCTnz4j/mmv9vud1eyHAYgJFitPEVR14zxTig/j8CuMNnOigyMuz/ 6lzcrX9E1WUzSkKgfH0lytb5P1QR0/BC8LbDbHr44Kfjpm+q4Gpas2aaJkAPDIquRXEe fa9xpxhiVuSM/0k7n4DLLd4j9hRnq1gH1PO31fABblrxMYaTTSdmhoM9Ro1wC3GnPYsN F7Jw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784619347; x=1785224147; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=lPzGGWJt6OLARbXb79TXcUx+RHCnNMi3U0xcb+MgwK4=; b=qNiFeML+TgojPlQfNFRcnmnb3qxKT6nz9ew2JhcMDyhr7w+iSUxGjGsye4dvD2XX3R S6Bhfw+TLYbHwnNLG7TG/4Hq/BbYbJFvGLyPzTohyFkD99QtPY91mOEsAzkgMZwMnjMi lJCkPFEHOmxSpeKwgQsDC/ZsyBRP+Od1QVUt3hoJvdGiLsf06GsGJWXrfEueuOISkzHC v2Psr/MxHIZo3wfD6i1bkhRzXRxrn1TolMvCtoROgF6yeCjGzdOA6N2/ehH0adEhb7J/ PQagNPT0LTuTVzRkCbC4/AwcghN7kNuy4KfoyFHVfwdKu+HiDo//0DZW580pYYzTlTKh aCDA== X-Forwarded-Encrypted: i=1; AHgh+RpAgNI2lFm0x3ITTbIxrAZXqgHl9N2m1xjIYUJgkWsnE+XbF6+annb5mN6tzp6Hso28VqxWCa2/jBXBtSc=@vger.kernel.org X-Gm-Message-State: AOJu0YzoX52AkV6QxKBEJpEnHd93tEax3T0V4pqhwO1+I4sNooIF8uQF +J1lZPyC/TzgrjJ6Ic9DOaA8vRNIH3KP3wf47+PA1KUTHLQQeCDGK65tk3/LA7GFzJD3ISr3yMv 8jqafUXb1FBOUR2un5bbhJz0uC0+y3tbxbYga/gT8oQgvRKnCId0QOIFOWAE6VfCeWk78LjmcU2 o= X-Gm-Gg: AfdE7cknI5O8Mdg0IWX2Y+l8kkDHKi66aoAP0J3M7pUtZxwA9hDmyqSfkgMY5xvhaYI v8mVzkvoorsqE8Or/fqXjGlVNAU7R8EdRSN9/DbMemZ34rdwOFjq+YIe3DmdGlAC4ZyQVsSL+rX 7ML2N/xunM4C1zbx/KvOa86Z18ojluStUtBp62PvtjVVkufFeDTwXrXfNSBPZomaK8KQ6I0xCGm Nd6+bUgjd7oX9vdwxxx+rcKjTsvIpmkiqBVLjQyrZa7aTsUWCPPwJufk/7gtTSWACTp6BV9jtZq 4ySOr7brJ1Q0KWAwIg4nzQ3B2W8d20/xWuerqZqbYHXj0XBc1y+iuz3F7vjhBs5/FSdLKKnWqE+ QRx2xLO00VFwNqY9uZ5h59JZLv/Eyofa42HW8mzpggL3GNzv2GjhmQz7QMB5QU5YW0Jq5uvUrZ2 y0LMwuBQUgxAmp0mZXe+rJrXUf6zcnZQ== X-Received: by 2002:a05:6a21:710f:b0:3bd:1cfc:1b9b with SMTP id adf61e73a8af0-3c38d90b038mr23029020637.10.1784619346964; Tue, 21 Jul 2026 00:35:46 -0700 (PDT) X-Received: by 2002:a05:6a21:710f:b0:3bd:1cfc:1b9b with SMTP id adf61e73a8af0-3c38d90b038mr23028998637.10.1784619346516; Tue, 21 Jul 2026 00:35:46 -0700 (PDT) Received: from hu-varada-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3142a210571sm45224271eec.31.2026.07.21.00.35.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Jul 2026 00:35:45 -0700 (PDT) From: Varadarajan Narayanan Date: Tue, 21 Jul 2026 13:05:27 +0530 Subject: [PATCH v5 2/2] phy: qcom-qmp-pcie: Add support for ipq5210 PCIe phys Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260721-pcie-phy-v5-2-8d403ef7e780@oss.qualcomm.com> References: <20260721-pcie-phy-v5-0-8d403ef7e780@oss.qualcomm.com> In-Reply-To: <20260721-pcie-phy-v5-0-8d403ef7e780@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Varadarajan Narayanan , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Authority-Analysis: v=2.4 cv=SPZykuvH c=1 sm=1 tr=0 ts=6a5f2153 cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=lQuujfteSIboIXYB3dUA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-GUID: rFhoqvbPHkCLipcHIn0rB6xebC-37WAY X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzIxMDA3OCBTYWx0ZWRfX6OlNtQ4J2IPZ sMdZtmLp4fNcLwm55UULu7UcKolEPHqXbuYdEEJXb+hagFfEpGVnv2kkJMA1L2oI2Rj96fl/S/0 DhDwNWPEil2XfkObqygFmyFltWdNO3JR46RHgjcFiGajlQG2r1CSSlrrhRWn2FeNYx0UoLV/W6O X5XPFfoy2B+fg4xk0zmmgvslmdjg1fC8tbxoRv5k6VFDd+UIQKYKCjVVV1L6vIjaF7PqbiWbvGF fqfcsS1qDwsbEhfT0asO7mARTdS+Ez4AGJuiZihtRM30Y5OVKGDPLgx9KHCI0WnA6gDlVbsfARD 70Xl3Ho3Ea28zEHur+OBeVPx/P5mBCuNocBzujDmVAbCSSRQwxphMxbJOqsNm6uU7Yc7RvOYHnM gDo2wEf8ts6tlsDYx8F0zUL1neepaUBcOEUsuO3WDiI7GjZfflqySROS3Siiz9VJSbB1x9tJ7kc P22PNT5yl5KY8c/l3gQ== X-Proofpoint-ORIG-GUID: rFhoqvbPHkCLipcHIn0rB6xebC-37WAY X-Proofpoint-Spam-Info: AW1haW4tMjYwNzIxMDA3OCBTYWx0ZWRfXxdw6NIsB7MkK l4peNX3WtuInc3iNgF6qyV2J2EAWHOFqgOwQHhQxjo7lJctGxcrnMq12+HMibeyrT5zj2Q6vdI0 OkqZCD8ho33m88x2uF3n6hwyck9dWfI= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-20_06,2026-07-20_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 priorityscore=1501 bulkscore=0 phishscore=0 lowpriorityscore=0 spamscore=0 clxscore=1015 suspectscore=0 malwarescore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607210078 Add support for a PCIe phys found on Qualcomm ipq5210 platform. Reviewed-by: Dmitry Baryshkov Signed-off-by: Varadarajan Narayanan --- drivers/phy/qualcomm/phy-qcom-qmp-pcie.c | 129 +++++++++++++++++++++++++++= ++++ 1 file changed, 129 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c b/drivers/phy/qualcom= m/phy-qcom-qmp-pcie.c index f54f66429f37..f4b25a7b1604 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c @@ -636,6 +636,89 @@ static const struct qmp_phy_init_tbl ipq8074_pcie_gen3= _pcs_misc_tbl[] =3D { QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_ENDPOINT_REFCLK_DRIVE, 0xc1), }; =20 +static const struct qmp_phy_init_tbl ipq5210_gen3x1_pcie_ep_serdes_tbl[] = =3D { + QMP_PHY_INIT_CFG(QSERDES_PLL_BG_TIMER, 0x02), + QMP_PHY_INIT_CFG(QSERDES_PLL_BIAS_EN_CLKBUFLR_EN, 0x18), + QMP_PHY_INIT_CFG(QSERDES_PLL_SYSCLK_BUF_ENABLE, 0x07), + QMP_PHY_INIT_CFG(QSERDES_PLL_PLL_IVCO, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP1_MODE0, 0xff), + QMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP2_MODE0, 0x04), + QMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP1_MODE1, 0xff), + QMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP2_MODE1, 0x09), + QMP_PHY_INIT_CFG(QSERDES_PLL_BG_TRIM, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_PLL_CP_CTRL_MODE0, 0x23), + QMP_PHY_INIT_CFG(QSERDES_PLL_CP_CTRL_MODE1, 0x23), + QMP_PHY_INIT_CFG(QSERDES_PLL_PLL_RCTRL_MODE0, 0x10), + QMP_PHY_INIT_CFG(QSERDES_PLL_PLL_RCTRL_MODE1, 0x10), + QMP_PHY_INIT_CFG(QSERDES_PLL_PLL_CCTRL_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_PLL_PLL_CCTRL_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_PLL_BIAS_EN_CTRL_BY_PSM, 0x01), + QMP_PHY_INIT_CFG(QSERDES_PLL_SYSCLK_EN_SEL, 0x00), + QMP_PHY_INIT_CFG(QSERDES_PLL_RESETSM_CNTRL, 0x20), + QMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP_EN, 0x42), + QMP_PHY_INIT_CFG(QSERDES_PLL_DEC_START_MODE0, 0x19), + QMP_PHY_INIT_CFG(QSERDES_PLL_DEC_START_MODE1, 0x14), + QMP_PHY_INIT_CFG(QSERDES_PLL_INTEGLOOP_GAIN0_MODE0, 0xfe), + QMP_PHY_INIT_CFG(QSERDES_PLL_INTEGLOOP_GAIN1_MODE0, 0x03), + QMP_PHY_INIT_CFG(QSERDES_PLL_INTEGLOOP_GAIN0_MODE1, 0xfe), + QMP_PHY_INIT_CFG(QSERDES_PLL_INTEGLOOP_GAIN1_MODE1, 0x03), + QMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE1_MODE0, 0x24), + QMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE2_MODE0, 0x02), + QMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE1_MODE1, 0xb4), + QMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE2_MODE1, 0x03), + QMP_PHY_INIT_CFG(QSERDES_PLL_HSCLK_SEL, 0x01), + QMP_PHY_INIT_CFG(QSERDES_PLL_CORE_CLK_EN, 0x00), + QMP_PHY_INIT_CFG(QSERDES_PLL_CMN_CONFIG, 0x06), + QMP_PHY_INIT_CFG(QSERDES_PLL_SVS_MODE_CLK_SEL, 0x05), + QMP_PHY_INIT_CFG(QSERDES_PLL_CORECLK_DIV_MODE1, 0x08), + QMP_PHY_INIT_CFG(QSERDES_PLL_SYS_CLK_CTRL, 0x07), + QMP_PHY_INIT_CFG(QSERDES_PLL_SYSCLK_EN_SEL, 0x10), +}; + +static const struct qmp_phy_init_tbl ipq5210_gen3x1_pcie_ep_rx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FO_GAIN, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_GAIN, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_PI_CONTROLS, 0x70), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL2, 0x61), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL3, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL4, 0x1e), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_LOW, 0xc0), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGH, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x73), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_ENABLES, 0x03), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_DEGLITCH_CNTRL, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_LOW, 0xf0), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH2, 0x2f), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH3, 0xd3), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH4, 0x40), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_LOW, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH2, 0xc8), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH3, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH4, 0xb1), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_LOW, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH2, 0xc8), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH3, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH4, 0xb1), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_EN_TIMER, 0x04), +}; + +static const struct qmp_phy_init_tbl ipq5210_gen3x1_pcie_ep_pcs_misc_tbl[]= =3D { + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG2, 0x04), + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG4, 0x07), + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_L1P1_WAKEUP_DLY_TIME_AUXCLK_L, 0x01), + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_L1P2_WAKEUP_DLY_TIME_AUXCLK_L, 0x01), + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_EQ_CONFIG1, 0x11), + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_PRESET_P10_PRE, 0x00), + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_PRESET_P10_POST, 0x58), + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_OSC_DTCT_CONFIG1, 0x02), + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_OSC_DTCT_CONFIG4, 0xff), +}; + static const struct qmp_phy_init_tbl ipq9574_gen3x1_pcie_serdes_tbl[] =3D { QMP_PHY_INIT_CFG(QSERDES_PLL_BIAS_EN_CLKBUFLR_EN, 0x18), QMP_PHY_INIT_CFG(QSERDES_PLL_BIAS_EN_CTRL_BY_PSM, 0x01), @@ -4061,6 +4144,49 @@ static const struct qmp_phy_cfg ipq6018_pciephy_cfg = =3D { .phy_status =3D PHYSTATUS, }; =20 +static const struct qmp_phy_cfg ipq5210_gen3x1_pciephy_cfg =3D { + .lanes =3D 1, + + .offsets =3D &qmp_pcie_offsets_v4x1, + + .tbls =3D { + .serdes =3D ipq9574_gen3x1_pcie_serdes_tbl, + .serdes_num =3D ARRAY_SIZE(ipq9574_gen3x1_pcie_serdes_tbl), + .tx =3D ipq8074_pcie_gen3_tx_tbl, + .tx_num =3D ARRAY_SIZE(ipq8074_pcie_gen3_tx_tbl), + .rx =3D ipq9574_pcie_rx_tbl, + .rx_num =3D ARRAY_SIZE(ipq9574_pcie_rx_tbl), + .pcs =3D ipq9574_gen3x1_pcie_pcs_tbl, + .pcs_num =3D ARRAY_SIZE(ipq9574_gen3x1_pcie_pcs_tbl), + .pcs_misc =3D ipq9574_gen3x1_pcie_pcs_misc_tbl, + .pcs_misc_num =3D ARRAY_SIZE(ipq9574_gen3x1_pcie_pcs_misc_tbl), + }, + + .tbls_ep =3D &(const struct qmp_phy_cfg_tbls) { + .serdes =3D ipq5210_gen3x1_pcie_ep_serdes_tbl, + .serdes_num =3D ARRAY_SIZE(ipq5210_gen3x1_pcie_ep_serdes_tbl), + .tx =3D ipq6018_pcie_tx_tbl, + .tx_num =3D ARRAY_SIZE(ipq6018_pcie_tx_tbl), + .rx =3D ipq5210_gen3x1_pcie_ep_rx_tbl, + .rx_num =3D ARRAY_SIZE(ipq5210_gen3x1_pcie_ep_rx_tbl), + .pcs =3D ipq6018_pcie_pcs_tbl, + .pcs_num =3D ARRAY_SIZE(ipq6018_pcie_pcs_tbl), + .pcs_misc =3D ipq5210_gen3x1_pcie_ep_pcs_misc_tbl, + .pcs_misc_num =3D ARRAY_SIZE(ipq5210_gen3x1_pcie_ep_pcs_misc_tbl), + }, + + .reset_list =3D ipq8074_pciephy_reset_l, + .num_resets =3D ARRAY_SIZE(ipq8074_pciephy_reset_l), + .vreg_list =3D NULL, + .num_vregs =3D 0, + .regs =3D pciephy_v4_regs_layout, + + .pwrdn_ctrl =3D SW_PWRDN | REFCLK_DRV_DSBL, + .phy_status =3D PHYSTATUS, + + .pipe_clock_rate =3D 250000000, +}; + static const struct qmp_phy_cfg ipq9574_gen3x1_pciephy_cfg =3D { .lanes =3D 1, =20 @@ -5929,6 +6055,9 @@ static const struct of_device_id qmp_pcie_of_match_ta= ble[] =3D { }, { .compatible =3D "qcom,hawi-qmp-gen4x1-pcie-phy", .data =3D &hawi_qmp_gen4x1_pciephy_cfg, + }, { + .compatible =3D "qcom,ipq5210-qmp-gen3x1-pcie-phy", + .data =3D &ipq5210_gen3x1_pciephy_cfg, }, { .compatible =3D "qcom,ipq6018-qmp-pcie-phy", .data =3D &ipq6018_pciephy_cfg, --=20 2.34.1