From nobody Sat Jul 25 03:20:11 2026 Received: from mail-pf1-f173.google.com (mail-pf1-f173.google.com [209.85.210.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AE3343890E4 for ; Mon, 20 Jul 2026 03:06:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784516798; cv=none; b=s3Su0nkSay1QCddE7nCOs+g98uNeVNzrMglDDe4Neh5uanSQ0Z7yax9ChKq/E4D0SXxIucRCS9Wb1oBnIfzv8woFfwtbwifZS5fZKrNffmPvTbFEz6PHfubwXyUOOEG7+or+TEKDZRlYAtMbymkX4imJciRUVxsY5jHlvLXMhy0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784516798; c=relaxed/simple; bh=O8MDKZM6orbok+3kIkwxaUSh/e4nFOYJeY8hZUI/E60=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=dx4SWB06kUAe7Q73idr3RtmnZqO2wKDmL8mmq71R6zDWJQ4hJFLAdkEGmY8q+OLXuMOGPOoZJC4ayeOk/ZNQ67DWuch2Y6wxO1PYbasDGRdq8wCpT4St0iRRSwTPg87vBMqmyxcctVpH2DIGBx/gqqsUbuob+EfoiZSKfw0hlX8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=sgMFSzMj; arc=none smtp.client-ip=209.85.210.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="sgMFSzMj" Received: by mail-pf1-f173.google.com with SMTP id d2e1a72fcca58-8423f236418so4778668b3a.1 for ; Sun, 19 Jul 2026 20:06:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784516796; x=1785121596; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=W2FqaMzaGINgzjJOw7zufrrcqxjVM6pp3g9UOy5lEX8=; b=sgMFSzMjOjwiUHZHOtNaGB+y56kiarGVzKy74gONtrf5CXNUkAU4W2madwlw42knkE Ava2y8cr9B5GyoxefZQCwqY0y9lCLPl3AFaZ8EM6H0revWu43vOQ61onutQTHIB0WIH2 17sinGLyVuC1nVVC4rXNu0oxCheH5emVDBrNVA3AZCW8rSSOF0AuKnJ0tXs8BmogcU0H gG1Cj8orJh6VNQ9pksAVba48TiDf880dQLgpLuXTYr7tQdo3LRUc/HGf3aK08yiAuQKG vB80flvUwmoOM1N47TNj54ndg/AqLZW2MxcJWE9Y6IMZHotT4nIDl7ax5hnB9DWmK6/9 UHNw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784516796; x=1785121596; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=W2FqaMzaGINgzjJOw7zufrrcqxjVM6pp3g9UOy5lEX8=; b=byHQroF1gyAmHXOQEqtTEC5MVQnpXXOMKbpKYHCEUhTJxTFQmLfOFh01AjgpkBYDvQ 6iegU3bQIXSdOh+ezqcidBZJCtJghoEEhcJ5w6bGn90kTzBbJBPMP7FiI8GCKVPVzAAS mttb46Cf8C2OdpGOC5y9OpwQDL5kOvkJ0a9ypDC2s3dNJ4cI17Pq5EqlFKOxTEUtT/hI xIo3O1+hL9jUuHFwWuB0oBQDjP6R8i0PN2jEHedvKl7zbamY+sawbjFZfTYo17Bk3fYC IjP89NX1JcGOjNsXagcdeS5WIcMfTlIvDVIATrUcgqSgKo9FMmEyVNEopotxaYlFgbo3 r/lQ== X-Forwarded-Encrypted: i=1; AHgh+RqQM2quYKi8fs2HalMG8VB4rH5m2GczdPi76HBUSxnpOy0iej2G3mkRTMrXnwj+tD6X7wkSp+QYS/9RTHM=@vger.kernel.org X-Gm-Message-State: AOJu0Yyy5Kc4OEUm1uGIhQER/Rg3vG7rN1iRYTLRNaVg7VEjsmKtOjN8 D+SDy5wUG/ElUApPfIBRFaLHYXCvCQ0M4MWqNYOuMBj488/3TGRdGJug X-Gm-Gg: AfdE7cnrjgcZJ5CMZ1wqQOWj5qxWpxwJLo2eqvBzuBnu7Knblu0Y0nCxMjpulSm4jpM hvFyf0YFT0yBdqxsuvLjb0Mx1faO/mAOLboqghifmVgNPLDihRNTC1Rq+z3Ff0rS3GUMMBtQ/B1 +B9G+/Jla/BUS8iq/WYEf+fhEvRaeRMuDSQPPpY3TPH+n5v6ZNjx9mKTavgXNtQCNjsRxB5fmL2 tKpmFXA4g+hs3KZ6diY6XepcigekswnmdNaa4TNPLTCCmYGnUNRBJIEO9nrjjdzcatHparaF4o/ 0RfR/gsSjhw80EJKtZi0NAzyjJRmVCCDFX8NTrqqVtGbANvZ+WadhPIc7iSsMOnoxH1hrI86ldB iUlbLONC1imiyO7kanlRC181kErb978+e1KhUPChBQWqpfObLLC4+jJ2coFsJyMN3zRwzS29rVw zVCnfjBf7IVh2V+HyIqBNvix2E7nAaJyxHM2TDSPqEuKJhRHGb0QCUVXliJCyA X-Received: by 2002:a05:6a00:8b86:b0:848:2eac:bfb2 with SMTP id d2e1a72fcca58-84c292634bemr7733935b3a.13.1784516795979; Sun, 19 Jul 2026 20:06:35 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-84c2adfdfe9sm4805267b3a.27.2026.07.19.20.06.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 19 Jul 2026 20:06:35 -0700 (PDT) From: Zi-Yu Chen To: Andi Shyti , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Jacky Huang , Shan-Chun Hung , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Zi-Yu Chen , Krzysztof Kozlowski Subject: [PATCH v6 1/3] dt-bindings: i2c: nuvoton,ma35d1-i2c: Add MA35D1 I2C controller Date: Mon, 20 Jul 2026 11:06:14 +0800 Message-Id: <20260720030616.1067660-2-zychennvt@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260720030616.1067660-1-zychennvt@gmail.com> References: <20260720030616.1067660-1-zychennvt@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add device tree binding documentation for the I2C controller found in the Nuvoton MA35D1 SoC. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Zi-Yu Chen --- .../bindings/i2c/nuvoton,ma35d1-i2c.yaml | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 Documentation/devicetree/bindings/i2c/nuvoton,ma35d1-i2= c.yaml diff --git a/Documentation/devicetree/bindings/i2c/nuvoton,ma35d1-i2c.yaml = b/Documentation/devicetree/bindings/i2c/nuvoton,ma35d1-i2c.yaml new file mode 100644 index 000000000000..0713e1c1ecb8 --- /dev/null +++ b/Documentation/devicetree/bindings/i2c/nuvoton,ma35d1-i2c.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/i2c/nuvoton,ma35d1-i2c.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Nuvoton MA35D1 I2C Controller + +maintainers: + - Zi-Yu Chen + +description: + The Nuvoton MA35D1 I2C controller supports controller and optional targe= t mode. + +allOf: + - $ref: /schemas/i2c/i2c-controller.yaml# + +properties: + compatible: + const: nuvoton,ma35d1-i2c + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-frequency: + description: + Desired I2C bus clock frequency in Hz. The absence of this property + indicates the default frequency 100 kHz. + + resets: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + - clocks + - resets + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + + i2c0: i2c@40800000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x40800000 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C0_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C0>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; --=20 2.34.1 From nobody Sat Jul 25 03:20:11 2026 Received: from mail-pf1-f175.google.com (mail-pf1-f175.google.com [209.85.210.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AA7973803D6 for ; Mon, 20 Jul 2026 03:06:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784516802; cv=none; b=miWvPK466yA/UZeeFdhthz2RQ9W9IlzS9NAj14l81Ajo3spuDWW/LNsQWEqNQ798OK94Puz5dWWnR2oJIBVoMhU3bGe7j2vC+NPnQiL4dIx8SyL81MJVucr7EpGNe/ecMP3utKGYkgTO7XmnYis5FVfMq7tGVWcq89i4p4+BaEM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784516802; c=relaxed/simple; bh=vGAOaPvJEkxgIxrhdcWCvC7pJxVVifk5PpPjNgbNWRY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=V9AOpPQ3ea2VkxGzGGJjwofcX1XLIsNfDqi4Y0NRjA/qsxMJ18+4J5DG4274POz1vEu6PgethOq/JgjQH1DMhRhkozppygi2mL4QnuXrHNFBF4Ffzj05vUxvx2CetUekcyEot0Ncd0BUuKQBsI7pneior0zJPvPN6ICu2cjovj8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=JsS37OE0; arc=none smtp.client-ip=209.85.210.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="JsS37OE0" Received: by mail-pf1-f175.google.com with SMTP id d2e1a72fcca58-848761b5897so5177317b3a.3 for ; Sun, 19 Jul 2026 20:06:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784516799; x=1785121599; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=sDy7kopfAb5aO+b+d0cun4T+9BBg3hn/1NX/3gaKqFs=; b=JsS37OE0xVvHewbIbFFdRAVx5VmC9X/bHdELx1cRb78I5jFTIu1VxD2uBfvgLHeC7q HQU3mh52sAJzdcVwGtqDTrF6/1CL/OxxWGQer03kJ9ms1X8RctwCo85n9WNCwdEMXiUn 5JI0VagWHX0wt7pFmlVyy5TZxzG36gmSOhxboaeHDk+Y0bTeB6WWoJnQK6VcQs6/Zrp6 d5gC4oGC8M2ecjeqH+XPr5pGMOFsoC5InWT31l6J07WvoPgjlqb6q3PCVKJyGJe/N21b dHPA/Xq5uZMfFWVSM/YUz2pU/yyKfLW4WqC6xBd/FSZfCH08VNNJ1tPqlGUogzfkIJkq EzPw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784516799; x=1785121599; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=sDy7kopfAb5aO+b+d0cun4T+9BBg3hn/1NX/3gaKqFs=; b=lpE9Il/ziFWx+HVCrMUQefB3+Fv0y3uroXe3ZWyRuDoiQmbGKEPD8sd3JiTEMXIfC9 xfXWy2/N5HoTCeq7vKwqQ4vp6OEwPhgp04wp6ST2a1efARMINU8OikCTsw9KtNTHRgDl MebrF15Uq59NvGNLlDBd6Jg4560oCX1CcioYLmye5S3sFl8zp92X9hf3N94xEqRCww2i jYACBAazsDj9zjuNO82yqHqJ5wEoQH8x5hSTdfzm2bBkavcS+6vTjqqpbM7nIWrvaJTv eJcLdZAvOKfBWD1mne0n34mbYvSMVSfYdMdmjLRSM8Wm9rBVbyk1MvQaJOOiKhZPZABA DNJw== X-Forwarded-Encrypted: i=1; AHgh+RpdVNozAqXykeV+dp5YKSGshT/m5CuLEUw8ujENbulCMFa4O32FjBWij8FGGwfHGSXEUKMgLzATrv55u5E=@vger.kernel.org X-Gm-Message-State: AOJu0YxyFLrASD/Ge2vPifbStPrBltcc7EAdsGQkUct1BF+cbjfQr2HB AZV79dZ+JIYPJe90ffKpedorRANBvOTgGeWiSNNZhyzfcbL8FOCRKGn8 X-Gm-Gg: AfdE7cnK/maK+FyowmKeEM3gx+TTKWrblsdRdwTrpz8lWV4ebB4+uwvnDQ5og9tcQkX paKaKoJs/kxveuHNJtDv5pm/A74KNeAq5s3QbZeVnUKrbzbXKKcjnCGd8ZjsHWdv5XVW3GTpEkm LU7Hp9nDMM2OS/QeLUoyn/sEY3CzVM63BgWK1zasu4JCmfJiB/k1B4KNsDBrhS4C9SZXARGK9zk 2aXyz1iE+xGwuVIfGfWwm5bbVN85dg5MOWr09FEeH1OFOrhVmyCLWks62i6bBZpTr7lHIBmsMMg RMDMMFi7izXIoUpZFmdAXpR/NFv6uVDTS9fJmtpj6on4skVyT+/Gzej95YAVDA43UTxAt/GyH7H 5bzo54nr/0Sj2vofIuE995TDtgqiKTfUDRRV+HBTUFLUuvzl4Jpq9GonHboWO8wgxlhAF8omSNU 09aCcS6a9xW45bPF63u3bnV17Tax8Vvxf6NW1PbRT020UTePVBrGHw1HJXoc2reGEqQxPUfpI= X-Received: by 2002:a05:6a00:2d83:b0:845:d274:bf8a with SMTP id d2e1a72fcca58-84c294f0debmr12490808b3a.51.1784516798871; Sun, 19 Jul 2026 20:06:38 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-84c2adfdfe9sm4805267b3a.27.2026.07.19.20.06.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 19 Jul 2026 20:06:38 -0700 (PDT) From: Zi-Yu Chen To: Andi Shyti , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Jacky Huang , Shan-Chun Hung , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Zi-Yu Chen Subject: [PATCH v6 2/3] i2c: ma35d1: Add Nuvoton MA35D1 I2C driver support Date: Mon, 20 Jul 2026 11:06:15 +0800 Message-Id: <20260720030616.1067660-3-zychennvt@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260720030616.1067660-1-zychennvt@gmail.com> References: <20260720030616.1067660-1-zychennvt@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add I2C support for Nuvoton MA35D1 SoC. The controller supports standard, fast and fast-plus modes, and provides controller/target functionality. Signed-off-by: Zi-Yu Chen --- drivers/i2c/busses/Kconfig | 13 + drivers/i2c/busses/Makefile | 1 + drivers/i2c/busses/i2c-ma35d1.c | 780 ++++++++++++++++++++++++++++++++ 3 files changed, 794 insertions(+) create mode 100644 drivers/i2c/busses/i2c-ma35d1.c diff --git a/drivers/i2c/busses/Kconfig b/drivers/i2c/busses/Kconfig index d7b89508311f..e69120d46977 100644 --- a/drivers/i2c/busses/Kconfig +++ b/drivers/i2c/busses/Kconfig @@ -1602,4 +1602,17 @@ config I2C_VIRTIO This driver can also be built as a module. If so, the module will be called i2c-virtio. =20 +config I2C_MA35D1 + tristate "Nuvoton MA35D1 I2C driver" + depends on ARCH_MA35 || COMPILE_TEST + select I2C_SLAVE + help + If you say yes to this option, support will be included for the + I2C controller in the Nuvoton MA35D1 SoC. This driver + supports the standard I2C bus protocols, including master and + slave modes. + + This driver can also be built as a module. If so, the module + will be called i2c-ma35d1. + endmenu diff --git a/drivers/i2c/busses/Makefile b/drivers/i2c/busses/Makefile index 3755c54b3d82..ca75dae4955c 100644 --- a/drivers/i2c/busses/Makefile +++ b/drivers/i2c/busses/Makefile @@ -131,6 +131,7 @@ obj-$(CONFIG_I2C_XILINX) +=3D i2c-xiic.o obj-$(CONFIG_I2C_XLP9XX) +=3D i2c-xlp9xx.o obj-$(CONFIG_I2C_RCAR) +=3D i2c-rcar.o obj-$(CONFIG_I2C_GXP) +=3D i2c-gxp.o +obj-$(CONFIG_I2C_MA35D1) +=3D i2c-ma35d1.o =20 # External I2C/SMBus adapter drivers obj-$(CONFIG_I2C_DIOLAN_U2C) +=3D i2c-diolan-u2c.o diff --git a/drivers/i2c/busses/i2c-ma35d1.c b/drivers/i2c/busses/i2c-ma35d= 1.c new file mode 100644 index 000000000000..4ac49b1b22e0 --- /dev/null +++ b/drivers/i2c/busses/i2c-ma35d1.c @@ -0,0 +1,780 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) 2026 Nuvoton technology corporation. + * + * Author: Zi-Yu Chen + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* MA35D1 I2C registers offset */ +#define MA35_CTL0 0x00 +#define MA35_ADDR0 0x04 +#define MA35_DAT 0x08 +#define MA35_STATUS0 0x0c +#define MA35_CLKDIV 0x10 +#define MA35_TOCTL 0x14 +#define MA35_ADDR1 0x18 +#define MA35_ADDR2 0x1c +#define MA35_ADDR3 0x20 +#define MA35_ADDRMSK0 0x24 +#define MA35_ADDRMSK1 0x28 +#define MA35_ADDRMSK2 0x2c +#define MA35_ADDRMSK3 0x30 +#define MA35_WKCTL 0x3c +#define MA35_WKSTS 0x40 +#define MA35_CTL1 0x44 +#define MA35_STATUS1 0x48 +#define MA35_TMCTL 0x4c +#define MA35_BUSCTL 0x50 +#define MA35_BUSTCTL 0x54 +#define MA35_BUSSTS 0x58 +#define MA35_PKTSIZE 0x5c +#define MA35_PKTCRC 0x60 +#define MA35_BUSTOUT 0x64 +#define MA35_CLKTOUT 0x68 +#define MA35_AUTOCNT 0x78 + +/* MA35D1 I2C Status */ +/* Controller */ +#define MA35_M_START 0x08 /* Start */ +#define MA35_M_REPEAT_START 0x10 /* Controller Repeat Start */ +#define MA35_M_TRAN_ADDR_ACK 0x18 /* Controller Transmit Address ACK */ +#define MA35_M_TRAN_ADDR_NACK 0x20 /* Controller Transmit Address NACK */ +#define MA35_M_TRAN_DATA_ACK 0x28 /* Controller Transmit Data ACK */ +#define MA35_M_TRAN_DATA_NACK 0x30 /* Controller Transmit Data NACK */ +#define MA35_M_ARB_LOST 0x38 /* Controller Arbitration Lost */ +#define MA35_M_RECE_ADDR_ACK 0x40 /* Controller Receive Address ACK */ +#define MA35_M_RECE_ADDR_NACK 0x48 /* Controller Receive Address NACK */ +#define MA35_M_RECE_DATA_ACK 0x50 /* Controller Receive Data ACK */ +#define MA35_M_RECE_DATA_NACK 0x58 /* Controller Receive Data NACK */ +#define MA35_BUS_ERROR 0x00 /* Bus error */ + +/* Target */ +#define MA35_S_REPEAT_START_STOP 0xa0 /* Target Transmit Repeat Start or S= top */ +#define MA35_S_TRAN_ADDR_ACK 0xa8 /* Target Transmit Address ACK */ +#define MA35_S_TRAN_DATA_ACK 0xb8 /* Target Transmit Data ACK */ +#define MA35_S_TRAN_DATA_NACK 0xc0 /* Target Transmit Data NACK */ +#define MA35_S_TRAN_LAST_DATA_ACK 0xc8 /* Target Transmit Last Data ACK */ +#define MA35_S_RECE_ADDR_ACK 0x60 /* Target Receive Address ACK */ +#define MA35_S_RECE_ARB_LOST 0x68 /* Target Receive Arbitration Lost */ +#define MA35_S_RECE_DATA_ACK 0x80 /* Target Receive Data ACK */ +#define MA35_S_RECE_DATA_NACK 0x88 /* Target Receive Data NACK */ + +/* Other */ +#define MA35_ADDR_TRAN_ARB_LOST 0xb0 /* Address Transmit Arbitration Lost= */ +#define MA35_BUS_RELEASED 0xf8 /* Bus Released */ + +/* I2C_CTL constant definitions. */ +#define MA35_CTL_AA BIT(2) +#define MA35_CTL_SI BIT(3) +#define MA35_CTL_STO BIT(4) +#define MA35_CTL_STA BIT(5) +#define MA35_CTL_I2CEN BIT(6) +#define MA35_CTL_INTEN BIT(7) +#define MA35_CTL_SI_AA (MA35_CTL_SI | MA35_CTL_AA) +#define MA35_CTL_STO_SI (MA35_CTL_STO | MA35_CTL_SI) +#define MA35_CTL_STA_SI (MA35_CTL_STA | MA35_CTL_SI) +#define MA35_CTL_STA_SI_AA (MA35_CTL_STA | MA35_CTL_SI | MA35_CTL_AA) +#define MA35_CTL_STO_SI_AA (MA35_CTL_STO | MA35_CTL_SI | MA35_CTL_AA) + +/* Constants */ +#define MA35_CLKDIV_MSK GENMASK(15, 0) +#define I2C_PM_TIMEOUT_MS 5000 +#define STOP_TIMEOUT_MS 50 + +struct ma35d1_i2c { + spinlock_t lock; + wait_queue_head_t wait; + struct i2c_msg *msg; + unsigned int msg_num; + unsigned int msg_idx; + unsigned int msg_ptr; + int err; + int irq; + void __iomem *regs; + struct clk *clk; + struct device *dev; + struct i2c_adapter adap; + struct i2c_client *target; + struct reset_control *rst; +}; + +static inline bool ma35d1_is_controller_status(unsigned int status) +{ + return status >=3D MA35_M_START && status <=3D MA35_M_RECE_DATA_NACK; +} + +/* + * ma35d1_i2c_write_ctl - Update the I2C control register + * @i2c: Pointer to the ma35d1 i2c instance + * @ctl: Control bits to set (e.g., MA35_CTL_STA, SI, AA) + * + * This helper reads CTL0, clears the sticky state-change bits (STA, STO, = SI, AA), + * and then applies the new control bits provided by @ctl. + */ +static void ma35d1_i2c_write_ctl(struct ma35d1_i2c *i2c, unsigned int ctl) +{ + unsigned int val; + + guard(spinlock_irqsave)(&i2c->lock); + val =3D readl(i2c->regs + MA35_CTL0); + val &=3D ~(MA35_CTL_STA_SI_AA | MA35_CTL_STO); + val |=3D ctl; + writel(val, i2c->regs + MA35_CTL0); +} + +static void ma35d1_i2c_set_addr(struct ma35d1_i2c *i2c) +{ + unsigned int rw =3D i2c->msg->flags & I2C_M_RD; + + writel(((i2c->msg->addr & 0x7f) << 1) | rw, i2c->regs + MA35_DAT); +} + +static void ma35d1_i2c_controller_complete(struct ma35d1_i2c *i2c) +{ + i2c->msg_ptr =3D 0; + i2c->msg =3D NULL; + i2c->msg_idx++; + i2c->msg_num =3D 0; + + wake_up(&i2c->wait); +} + +static void ma35d1_i2c_reset(struct ma35d1_i2c *i2c) +{ + unsigned int clkdiv, slvaddr; + + clkdiv =3D readl(i2c->regs + MA35_CLKDIV); + slvaddr =3D readl(i2c->regs + MA35_ADDR0); + + reset_control_assert(i2c->rst); + usleep_range(10, 20); + reset_control_deassert(i2c->rst); + + writel(clkdiv, (i2c->regs + MA35_CLKDIV)); + ma35d1_i2c_write_ctl(i2c, MA35_CTL_I2CEN); + + if (i2c->target) + writel(slvaddr, i2c->regs + MA35_ADDR0); +} + +static void ma35d1_i2c_stop(struct ma35d1_i2c *i2c, int ret) +{ + ma35d1_i2c_write_ctl(i2c, MA35_CTL_STO_SI); + + if (ret) + i2c->err =3D ret; + + ma35d1_i2c_controller_complete(i2c); +} + +/* Check if this is the last message in the set */ +static inline bool is_last_msg(struct ma35d1_i2c *i2c) +{ + return i2c->msg_idx >=3D (i2c->msg_num - 1); +} + +/* Check if this is the last byte in the current message */ +static inline bool is_last_byte(struct ma35d1_i2c *i2c) +{ + return i2c->msg_ptr =3D=3D i2c->msg->len - 1; +} + +/* Check if reached the end of the current message */ +static inline bool is_msgend(struct ma35d1_i2c *i2c) +{ + return i2c->msg_ptr >=3D i2c->msg->len; +} + +/* + * ma35d1_i2c_irq_target_trx - I2C Target state machine handler + * @i2c: ma35d1 i2c instance + * @i2c_status: hardware status code from MA35_STATUS0 + */ +static void ma35d1_i2c_irq_target_trx(struct ma35d1_i2c *i2c, + unsigned long i2c_status) +{ + unsigned char byte; + + switch (i2c_status) { + case MA35_S_RECE_ARB_LOST: + /* + * Arbitration lost during SLA+R/W (Address) phase. + * The hardware automatically switches to Target mode as our + * own slave address was detected. + */ + i2c->err =3D -EAGAIN; + ma35d1_i2c_controller_complete(i2c); + i2c_slave_event(i2c->target, I2C_SLAVE_WRITE_REQUESTED, &byte); + break; + + case MA35_S_RECE_ADDR_ACK: + /* Own SLA+W has been receive; ACK has been return */ + i2c_slave_event(i2c->target, I2C_SLAVE_WRITE_REQUESTED, &byte); + break; + + case MA35_S_TRAN_DATA_NACK: + case MA35_S_RECE_DATA_NACK: + /* + * Data byte or last data in I2CDAT has been transmitted and NACK receiv= ed, + * or previously addressed with own SLA address and NACK returned. + */ + break; + + case MA35_S_RECE_DATA_ACK: + /* Previously address with own SLA address Data has been received; + * ACK has been returned + */ + byte =3D readb(i2c->regs + MA35_DAT); + i2c_slave_event(i2c->target, I2C_SLAVE_WRITE_RECEIVED, &byte); + break; + + case MA35_ADDR_TRAN_ARB_LOST: + /* + * Arbitration lost during Data byte transmission phase. + * The hardware automatically switches to Target mode as our + * own slave address was detected. + */ + i2c->err =3D -EAGAIN; + ma35d1_i2c_controller_complete(i2c); + i2c_slave_event(i2c->target, I2C_SLAVE_WRITE_REQUESTED, &byte); + break; + + case MA35_S_TRAN_ADDR_ACK: + /* Own SLA+R has been receive; ACK has been return */ + i2c_slave_event(i2c->target, I2C_SLAVE_READ_REQUESTED, &byte); + writel(byte, i2c->regs + MA35_DAT); + break; + + case MA35_S_TRAN_DATA_ACK: + i2c_slave_event(i2c->target, I2C_SLAVE_READ_PROCESSED, &byte); + writel(byte, i2c->regs + MA35_DAT); + break; + + case MA35_S_REPEAT_START_STOP: + /* A STOP or repeated START has been received + * while still addressed as Target/Receiver + */ + i2c_slave_event(i2c->target, I2C_SLAVE_STOP, &byte); + break; + + default: + dev_err(i2c->dev, "Status 0x%02lx is NOT processed\n", + i2c_status); + break; + } + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI_AA); +} + +/* + * ma35d1_i2c_irq_controller_trx - I2C Controller state machine handler + * @i2c: ma35d1 i2c instance + * @i2c_status: hardware status code from MA35_STATUS0 + */ +static void ma35d1_i2c_irq_controller_trx(struct ma35d1_i2c *i2c, + unsigned long i2c_status) +{ + unsigned char byte; + + /* Ensuring messages are absolutely valid in Controller mode. */ + if (unlikely(!i2c->msg)) { + dev_err(i2c->dev, "Spurious controller interrupt (status: 0x%02lx)\n", i= 2c_status); + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI); + return; + } + + switch (i2c_status) { + case MA35_M_START: + case MA35_M_REPEAT_START: + ma35d1_i2c_set_addr(i2c); + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI); + break; + + case MA35_M_TRAN_ADDR_ACK: + case MA35_M_TRAN_DATA_ACK: + /* SLA+W has been transmitted and ACK has been received */ + if (i2c_status =3D=3D MA35_M_TRAN_ADDR_ACK) { + if (is_last_msg(i2c) && i2c->msg->len =3D=3D 0) { + ma35d1_i2c_stop(i2c, 0); + return; + } + } + + if (!is_msgend(i2c)) { + byte =3D i2c->msg->buf[i2c->msg_ptr++]; + writel(byte, i2c->regs + MA35_DAT); + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI); + } else if (!is_last_msg(i2c)) { + dev_dbg(i2c->dev, "WRITE: Next Message\n"); + + i2c->msg_ptr =3D 0; + i2c->msg_idx++; + i2c->msg++; + + ma35d1_i2c_write_ctl(i2c, MA35_CTL_STA | MA35_CTL_SI); + } else { + ma35d1_i2c_stop(i2c, 0); + } + break; + + case MA35_M_TRAN_DATA_NACK: + ma35d1_i2c_stop(i2c, -EIO); + break; + + case MA35_M_TRAN_ADDR_NACK: + case MA35_M_RECE_ADDR_NACK: + /* Controller Transmit Address NACK */ + /* 0x20: SLA+W has been transmitted and NACK has been received */ + /* 0x48: SLA+R has been transmitted and NACK has been received */ + dev_dbg(i2c->dev, "\n i2c: ack was not received\n"); + ma35d1_i2c_stop(i2c, -ENXIO); + break; + + case MA35_M_RECE_ADDR_ACK: + if (is_msgend(i2c)) { + if (is_last_msg(i2c)) { + ma35d1_i2c_stop(i2c, 0); + } else { + dev_dbg(i2c->dev, "READ: Next Transfer\n"); + + i2c->msg_ptr =3D 0; + i2c->msg_idx++; + i2c->msg++; + + ma35d1_i2c_write_ctl(i2c, MA35_CTL_STA_SI); + } + } else if (i2c->msg->len =3D=3D 1) { + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI); + } else { + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI_AA); + } + break; + + case MA35_M_RECE_DATA_ACK: + case MA35_M_RECE_DATA_NACK: + /* DATA has been received and ACK/NACK has been received */ + byte =3D readb(i2c->regs + MA35_DAT); + i2c->msg->buf[i2c->msg_ptr++] =3D byte; + + if (is_last_byte(i2c)) { + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI); + } else if (is_msgend(i2c)) { + if (is_last_msg(i2c)) { + dev_dbg(i2c->dev, "READ: Send Stop\n"); + + ma35d1_i2c_stop(i2c, 0); + } else { + dev_dbg(i2c->dev, "READ: Next Transfer\n"); + + i2c->msg_ptr =3D 0; + i2c->msg_idx++; + i2c->msg++; + + ma35d1_i2c_write_ctl(i2c, MA35_CTL_STA_SI); + } + } else { + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI_AA); + } + break; + + case MA35_M_ARB_LOST: + /* Arbitration Lost */ + i2c->err =3D -EAGAIN; + ma35d1_i2c_controller_complete(i2c); + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI); + break; + + default: + dev_err(i2c->dev, "Status 0x%02lx is NOT processed\n", + i2c_status); + ma35d1_i2c_stop(i2c, -EIO); + break; + } +} + +static irqreturn_t ma35d1_i2c_irq(int irqno, void *dev_id) +{ + struct ma35d1_i2c *i2c =3D dev_id; + unsigned long status; + + status =3D readl(i2c->regs + MA35_STATUS0); + + if (status =3D=3D MA35_BUS_ERROR) { + dev_err(i2c->dev, "Bus error during transfer\n"); + ma35d1_i2c_stop(i2c, -EIO); + goto out; + } + + if (ma35d1_is_controller_status(status)) + ma35d1_i2c_irq_controller_trx(i2c, status); + else + ma35d1_i2c_irq_target_trx(i2c, status); + +out: + return IRQ_HANDLED; +} + +static int ma35d1_i2c_doxfer(struct ma35d1_i2c *i2c, struct i2c_msg *msgs, + int num) +{ + unsigned long timeout; + unsigned int val; + int ret, err; + + i2c->msg =3D msgs; + i2c->msg_num =3D num; + i2c->msg_ptr =3D 0; + i2c->msg_idx =3D 0; + i2c->err =3D 0; + + ma35d1_i2c_write_ctl(i2c, MA35_CTL_STA_SI); + + timeout =3D wait_event_timeout(i2c->wait, i2c->msg_num =3D=3D 0, HZ * 5); + ret =3D i2c->msg_idx; + + if (timeout =3D=3D 0) { + dev_dbg(i2c->dev, "xfer timeout\n"); + i2c->msg =3D NULL; + ret =3D -ETIMEDOUT; + goto reset; + } + + err =3D readl_poll_timeout(i2c->regs + MA35_CTL0, val, + !(val & MA35_CTL_STO), 100, + STOP_TIMEOUT_MS * 1000); + if (err) { + dev_err(i2c->dev, "bus idle timeout\n"); + ret =3D -EBUSY; + goto reset; + } else if (i2c->err) { + dev_dbg(i2c->dev, "xfer error %d\n", i2c->err); + ret =3D i2c->err; + } + return ret; + +reset: + ma35d1_i2c_reset(i2c); + return ret; +} + +static int ma35d1_i2c_xfer(struct i2c_adapter *adap, struct i2c_msg *msgs, + int num) +{ + struct ma35d1_i2c *i2c =3D i2c_get_adapdata(adap); + int ret; + + ret =3D pm_runtime_resume_and_get(i2c->dev); + if (ret) + return ret; + + ret =3D ma35d1_i2c_doxfer(i2c, msgs, num); + + if (i2c->target) + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI_AA); + pm_runtime_put_autosuspend(i2c->dev); + + return ret; +} + +static int ma35d1_reg_target(struct i2c_client *target) +{ + struct ma35d1_i2c *i2c =3D i2c_get_adapdata(target->adapter); + unsigned int slvaddr; + int ret; + + if (i2c->target) + return -EBUSY; + + if (target->flags & I2C_CLIENT_TEN) + return -EAFNOSUPPORT; + + /* Keep device active for target mode listening. */ + ret =3D pm_runtime_resume_and_get(i2c->dev); + if (ret) { + dev_err(i2c->dev, "failed to resume i2c controller\n"); + return ret; + } + + i2c->target =3D target; + + slvaddr =3D target->addr << 1; + writel(slvaddr, i2c->regs + MA35_ADDR0); + + /* I2C enter SLV mode */ + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI_AA); + + return 0; +} + +static int ma35d1_unreg_target(struct i2c_client *target) +{ + struct ma35d1_i2c *i2c =3D i2c_get_adapdata(target->adapter); + int ret; + + if (!i2c->target) + return -EINVAL; + + writel(0, i2c->regs + MA35_ADDR0); + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI); + i2c->target =3D NULL; + + ret =3D pm_runtime_put_sync(i2c->dev); + if (ret < 0) + dev_err(i2c->dev, "failed to suspend i2c controller"); + + return 0; +} + +/* Declare Our I2C Functionality */ +static u32 ma35d1_i2c_func(struct i2c_adapter *adap) +{ + return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL; +} + +/* I2C Bus Registration Info */ +static const struct i2c_algorithm ma35d1_i2c_algorithm =3D { + .xfer =3D ma35d1_i2c_xfer, + .functionality =3D ma35d1_i2c_func, + .reg_target =3D ma35d1_reg_target, + .unreg_target =3D ma35d1_unreg_target, +}; + +static const struct i2c_adapter_quirks ma35d1_i2c_quirks =3D { + .flags =3D I2C_AQ_NO_ZERO_LEN_READ, +}; + +static int ma35d1_i2c_suspend(struct device *dev) +{ + struct ma35d1_i2c *i2c =3D dev_get_drvdata(dev); + unsigned int val; + + /* Prepare for wake-up from I2C events if target mode is active */ + if (i2c->target) { + ma35d1_i2c_write_ctl(i2c, MA35_CTL_SI_AA); + + /* Setup wake-up control */ + writel(0x1, i2c->regs + MA35_WKCTL); + + /* Clear pending wake-up flags */ + val =3D readl(i2c->regs + MA35_WKSTS); + writel(val, i2c->regs + MA35_WKSTS); + + enable_irq_wake(i2c->irq); + + return 0; + } + return pm_runtime_force_suspend(dev); +} + +static int ma35d1_i2c_resume(struct device *dev) +{ + struct ma35d1_i2c *i2c =3D dev_get_drvdata(dev); + unsigned int val; + + if (i2c->target) { + /* Disable wake-up */ + writel(0x0, i2c->regs + MA35_WKCTL); + + /* Clear pending wake-up flags */ + val =3D readl(i2c->regs + MA35_WKSTS); + writel(val, i2c->regs + MA35_WKSTS); + + disable_irq_wake(i2c->irq); + return 0; + } + return pm_runtime_force_resume(dev); +} + +static int ma35d1_i2c_runtime_suspend(struct device *dev) +{ + struct ma35d1_i2c *i2c =3D dev_get_drvdata(dev); + unsigned int val; + + /* Disable I2C controller */ + val =3D readl(i2c->regs + MA35_CTL0); + val &=3D ~(MA35_CTL_I2CEN | MA35_CTL_INTEN); + writel(val, i2c->regs + MA35_CTL0); + + clk_disable(i2c->clk); + + return 0; +} + +static int ma35d1_i2c_runtime_resume(struct device *dev) +{ + struct ma35d1_i2c *i2c =3D dev_get_drvdata(dev); + unsigned int val; + int ret; + + ret =3D clk_enable(i2c->clk); + if (ret) { + dev_err(dev, "failed to enable clock in resume\n"); + return ret; + } + + /* Enable I2C controller */ + val =3D readl(i2c->regs + MA35_CTL0); + val |=3D MA35_CTL_I2CEN | MA35_CTL_INTEN; + writel(val, i2c->regs + MA35_CTL0); + + return 0; +} + +static void ma35d1_i2c_pm_cleanup(void *data) +{ + struct device *dev =3D data; + + pm_runtime_dont_use_autosuspend(dev); + + pm_runtime_disable(dev); + + /* + * prevents usage count inconsistencies if the user + * has manually forced the device active via sysfs. + */ + if (!pm_runtime_status_suspended(dev)) + ma35d1_i2c_runtime_suspend(dev); +} + + +static int ma35d1_i2c_probe(struct platform_device *pdev) +{ + struct ma35d1_i2c *i2c; + struct resource *res; + int ret, clkdiv; + u32 val; + unsigned int busfreq; + struct device *dev =3D &pdev->dev; + + i2c =3D devm_kzalloc(dev, sizeof(*i2c), GFP_KERNEL); + if (!i2c) + return -ENOMEM; + + init_waitqueue_head(&i2c->wait); + spin_lock_init(&i2c->lock); + + i2c->dev =3D dev; + + i2c->clk =3D devm_clk_get_prepared(dev, NULL); + if (IS_ERR(i2c->clk)) + return dev_err_probe(dev, PTR_ERR(i2c->clk), + "failed to get core clk\n"); + + i2c->regs =3D devm_platform_get_and_ioremap_resource(pdev, 0, &res); + if (IS_ERR(i2c->regs)) + return PTR_ERR(i2c->regs); + + i2c->rst =3D devm_reset_control_get_exclusive(&pdev->dev, NULL); + if (IS_ERR(i2c->rst)) + return dev_err_probe(dev, PTR_ERR(i2c->rst), + "failed to get reset control\n"); + + /* Setup info block for the I2C core */ + strscpy(i2c->adap.name, "ma35d1-i2c", sizeof(i2c->adap.name)); + i2c->adap.owner =3D THIS_MODULE; + i2c->adap.algo =3D &ma35d1_i2c_algorithm; + i2c->adap.quirks =3D &ma35d1_i2c_quirks; + i2c->adap.retries =3D 2; + i2c->adap.algo_data =3D i2c; + i2c->adap.dev.parent =3D &pdev->dev; + i2c->adap.dev.of_node =3D pdev->dev.of_node; + i2c_set_adapdata(&i2c->adap, i2c); + + busfreq =3D 100000; + /* Default to 100kHz if not specified in DT */ + if (!device_property_read_u32(dev, "clock-frequency", &val)) { + if (val !=3D 0 && val <=3D MEGA) + busfreq =3D val; + } + /* Calculate divider based on the current peripheral clock rate */ + clkdiv =3D DIV_ROUND_CLOSEST(clk_get_rate(i2c->clk), busfreq * 4) - 1; + if (clkdiv < 0 || clkdiv > 0xffff) + return dev_err_probe(dev, -EINVAL, "invalid clkdiv value: %d\n", + clkdiv); + + i2c->irq =3D platform_get_irq(pdev, 0); + if (i2c->irq < 0) + return dev_err_probe(dev, i2c->irq, "failed to get irq\n"); + + platform_set_drvdata(pdev, i2c); + + pm_runtime_set_autosuspend_delay(dev, I2C_PM_TIMEOUT_MS); + pm_runtime_use_autosuspend(dev); + pm_runtime_enable(dev); + + ret =3D devm_add_action_or_reset(dev, ma35d1_i2c_pm_cleanup, dev); + if (ret) + return dev_err_probe(dev, ret, "failed to register PM cleanup\n"); + + ret =3D pm_runtime_resume_and_get(dev); + if (ret) + return dev_err_probe(dev, ret, "failed to resume device\n"); + + writel(FIELD_PREP(MA35_CLKDIV_MSK, clkdiv), i2c->regs + MA35_CLKDIV); + + ret =3D devm_request_irq(dev, i2c->irq, ma35d1_i2c_irq, 0, dev_name(dev), + i2c); + if (ret) { + dev_err_probe(dev, ret, "cannot claim IRQ %d\n", i2c->irq); + goto rpm_put; + } + + ret =3D devm_i2c_add_adapter(dev, &i2c->adap); + if (ret) { + dev_err_probe(dev, ret, "failed to add bus to i2c core\n"); + goto rpm_put; + } + + pm_runtime_put_autosuspend(dev); + + dev_info(&i2c->adap.dev, "%pa MA35D1 I2C adapter registered\n", + &res->start); + return 0; + +rpm_put: + pm_runtime_put_sync(dev); + return ret; +} + +static const struct dev_pm_ops ma35d1_i2c_pmops =3D { + SYSTEM_SLEEP_PM_OPS(ma35d1_i2c_suspend, ma35d1_i2c_resume) + RUNTIME_PM_OPS(ma35d1_i2c_runtime_suspend, + ma35d1_i2c_runtime_resume, NULL) +}; + +static const struct of_device_id ma35d1_i2c_of_match[] =3D { + { .compatible =3D "nuvoton,ma35d1-i2c" }, + {}, +}; +MODULE_DEVICE_TABLE(of, ma35d1_i2c_of_match); + +static struct platform_driver ma35d1_i2c_driver =3D { + .probe =3D ma35d1_i2c_probe, + .driver =3D { + .name =3D "ma35d1-i2c", + .of_match_table =3D ma35d1_i2c_of_match, + .pm =3D pm_ptr(&ma35d1_i2c_pmops), + }, +}; +module_platform_driver(ma35d1_i2c_driver); + +MODULE_AUTHOR("Zi-Yu Chen "); +MODULE_DESCRIPTION("MA35D1 I2C Bus Driver"); +MODULE_LICENSE("GPL"); --=20 2.34.1 From nobody Sat Jul 25 03:20:11 2026 Received: from mail-pf1-f178.google.com (mail-pf1-f178.google.com [209.85.210.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 45437255F52 for ; Mon, 20 Jul 2026 03:06:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.178 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784516803; cv=none; b=VZS0I4GT1Cc946wUWqfhV7TGLft6jwkG8xMtK3nzxOcnb+WBqnVSckB1FV0nTcz74Mcc1D02XFdG5mZ8dHGIA64M/Sr6jVA+1ZoBSIw3ok9ZsAzFmHzbyXxNc7qP1g8KDjvl+DpGgI5NySUnfIl26xeWevFBMIRHBiDg4+3GpEk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784516803; c=relaxed/simple; bh=0aK3nrisfIvMUC7hMzoMx1aGyZsFxW2jrw74ipuIpwY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Q0bi+UOgO9i1SHQev0Ump8ijOtwogsyGTr56Kin8mxkVwo6wlgls2xHP9FVXKi/udU6Br5gkL6xxjDVMZMm8JBB4mcM5waaceQ7jga7S4h5zC02QzY5jEjxfatAkcDvaZ2xUekVCX1P21pw9FKtizwPV4szNKScw+BZTv9uJ9bs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Glaz+Knp; arc=none smtp.client-ip=209.85.210.178 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Glaz+Knp" Received: by mail-pf1-f178.google.com with SMTP id d2e1a72fcca58-8484a0b998fso9283796b3a.2 for ; Sun, 19 Jul 2026 20:06:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784516802; x=1785121602; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=6y8Hcxg9MXxS8AWcFY2VAmn1cCgVHpq4caMsrXoFzEI=; b=Glaz+KnpLXt2tQG3VELb4wK7Ev09rsYYqRbDOAaal/qEnD6PJs0UvYhl5KIHt5ph0U k3ZOVixoaJB2IjRbKFW0vp5AUeDr1N/29cC/7SAmpAsQQ5vq3RixVUjkWz89F2PNVA9W XuyMy1KYGgPGtuNEGqswiDRlBKRUtE3BwvRNVLmzrtXQBWwWEXbiqcr8gT966iKqC/Xs sepnHRATCdrcdtk6W6nrCpHdboCU5lFpWJcN3wiE4UqbcYaOJIFx6OPKCnoIQRi7FbMH A7ccTZ+wTVDyOLlpDDqJXRnYsyICYHpoqdbboXU81LzJn9Oi/plYG2lBcy+NZGvZMMyT G9Og== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784516802; x=1785121602; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=6y8Hcxg9MXxS8AWcFY2VAmn1cCgVHpq4caMsrXoFzEI=; b=omSA8oLlZF5PHWl9OAdyBRcOXRPkGOA+uzIAIoM1CowKUAWC39xLWoBsguKWBeyPOA av9cQs6dXEnmsxQOuweeyHbmFsFWUxZk5hRM8Ud8V0ekVOm95AYJbK4u5t5fJ9vbLCj/ m4yZHlH7VDj7gg4AhHIf5oGCLB4AQd3hW1aAslX6mGxjwk8CUd2d4+K2r2c3Sa6u69Eb jprDStHDmsqJsyp3FQcfAIG5qCJK5gNIv1YoIidYPGp73t/iau2yB2MW9/HySjrOQIp6 9z2r2M7mUPupgo6Dfk/iSOXdKkJo2MEF11Xq8IHqOYdxc6zrNvGJI4Soc8e3+RP1hXEm h7Zw== X-Forwarded-Encrypted: i=1; AHgh+RqrE+fvyzcgym1C97K80zkMjBvbKeaXuZIGKR2msiUB9JkBfsDGUWVAjtZeHjdoJuvwxn5P1SlqKiCuuqw=@vger.kernel.org X-Gm-Message-State: AOJu0Ywb4ZJc4HBy2ljwSSAQjoeesyTAcavLyTuBZWY20AQzIDtwO4TP Em2e29BsbhmutRi97VaoVkD8jyAm26jcfdMaqwFvSe/SsWsGEBh0XD9L X-Gm-Gg: AfdE7cnu1MQ9jKLHencZjz+vViv9luBzz0PWmqxIuo4XpNwXgtf06cnuFs9AT6FUses Z1Nvk+2/6AqFIOYTfjNm3Ku/uxhJeVnL//WMywyz0kzZjqVJSzT5oAKCjFH4scYc56ICTgDVOPi VY/f+DEGsq95EbvlIr67ZCvK1Q5sLBfSOekMgIrLFUrJGHOwB+8aJHEIABiW9A7VZIOJZcrrOG9 GSPxz6/btJ3/b6qoE1xJRsgeo/SQSBRy0niWuu8b2nDo8iQXXkI2/F9D80YDQdOPpaKn3I7r8Wz Ra/sdi2BHvGeBXAnHLx9wxKwaJ0mOXTWMWP5mVpQUI4N5Fd7/yjYa5oNIv7W2L4XTKehk3nepUT ApBOhmFSgGigtIytS6PWhAsxlmg7OvKJwTNrPKax0bRBz8Ggd7KeDZVbVR24hV6lxqAgyptis7r yAF3ehBLZeGyZUDLgM0ZMq1KAuxKHL8Oe5JRgoOm9Ea8hS1k9Ye8yATli01HrE X-Received: by 2002:a05:6a00:228e:b0:848:2c2e:c7a3 with SMTP id d2e1a72fcca58-84c292730d0mr12373498b3a.16.1784516801675; Sun, 19 Jul 2026 20:06:41 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-84c2adfdfe9sm4805267b3a.27.2026.07.19.20.06.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 19 Jul 2026 20:06:41 -0700 (PDT) From: Zi-Yu Chen To: Andi Shyti , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Jacky Huang , Shan-Chun Hung , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Zi-Yu Chen Subject: [PATCH v6 3/3] arm64: dts: nuvoton: Add I2C nodes for MA35D1 SoC Date: Mon, 20 Jul 2026 11:06:16 +0800 Message-Id: <20260720030616.1067660-4-zychennvt@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260720030616.1067660-1-zychennvt@gmail.com> References: <20260720030616.1067660-1-zychennvt@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add I2C controller nodes to the MA35D1 SoC dtsi file. Also, enable the I2C2 interface on the MA35D1 SOM board and configure its pinctrl to allow communication with the onboard NAU8822 audio codec Signed-off-by: Zi-Yu Chen --- .../boot/dts/nuvoton/ma35d1-som-256m.dts | 20 ++++++ arch/arm64/boot/dts/nuvoton/ma35d1.dtsi | 72 +++++++++++++++++++ 2 files changed, 92 insertions(+) diff --git a/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts b/arch/arm64/b= oot/dts/nuvoton/ma35d1-som-256m.dts index a029b660e8dc..422468dbc3bf 100644 --- a/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts +++ b/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts @@ -57,6 +57,18 @@ &clk { "integer"; }; =20 +&i2c2 { + status =3D "okay"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_i2c2>; + + nau8822: audio-codec@1a { + compatible =3D "nuvoton,nau8822"; + reg =3D <0x1a> ; + nuvoton,spk-btl; + }; +}; + &pinctrl { uart-grp { pinctrl_uart0: uart0-pins { @@ -100,6 +112,14 @@ pinctrl_uart16: uart16-pins { power-source =3D <1>; }; }; + + i2c-grp { + pinctrl_i2c2: i2c2-pins { + nuvoton,pins =3D <1 8 4>, + <1 9 4>; + bias-disable; + }; + }; }; =20 &uart0 { diff --git a/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi b/arch/arm64/boot/dts/= nuvoton/ma35d1.dtsi index 7228ad4735b5..28488889f564 100644 --- a/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi +++ b/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi @@ -372,6 +372,78 @@ uart15: serial@407f0000 { status =3D "disabled"; }; =20 + i2c0: i2c@40800000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40800000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C0_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C0>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c1: i2c@40810000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40810000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C1_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C1>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c2: i2c@40820000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40820000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C2_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C2>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c3: i2c@40830000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40830000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C3_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C3>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c4: i2c@40840000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40840000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C4_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C4>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c5: i2c@40850000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40850000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C5_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C5>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + uart16: serial@40880000 { compatible =3D "nuvoton,ma35d1-uart"; reg =3D <0x0 0x40880000 0x0 0x100>; --=20 2.34.1