From nobody Sat Jul 25 02:43:43 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7CC1F3EA969; Mon, 20 Jul 2026 10:53:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784544791; cv=none; b=YOHny8nnoj6+3uNTobWpxowLrJGECS1vjx4SzlSmu9c0QXIhixa6osa4zcr5WRpgvVN+wg8YS0pA0KV1zznhu8v4jvUQtFCxQZR4GptYo9wa8whZPdJxTpKBaPn5k+/XL9NA7N7RpcOoUkW7J1yhUEEG/k/DJnVGmtNjhHvnYsc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784544791; c=relaxed/simple; bh=hNwVQUiB4TxCZg9+bWXc5ja2eHvapQTgcxJaw6bkG/g=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=WbEV706yKS5XznD41Rq9lGNa4BKW8iBq4hLwZjDsieC4FBZDxm0BZmhUgyQ7d2eczdTm86VnPHcuNAuGHNVhF7O3WleIyqsBJqMi4feRepxe/gO83dA0Wv7IAzqm42Xdi1BmLq2Oky523U1DnlFe1Atd8J44Wo1oOVSkO704qd0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=Yq6mtBnJ; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="Yq6mtBnJ" Received: by smtp.kernel.org (Postfix) with ESMTPS id 5F605C2BCFA; Mon, 20 Jul 2026 10:53:10 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1784544790; bh=hNwVQUiB4TxCZg9+bWXc5ja2eHvapQTgcxJaw6bkG/g=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=Yq6mtBnJ+9phfOQAH0jUKP4CKbW5rsBp3W91snRAKBZ48EXG/DpZtmH7b5YVYYi27 ljxwNqr7BGbilvJG4DKwqT9Mq5Sr202XcpSckuX46wn0UyuOkePie95zHZatC4IpxJ uUb5JCkiJyuOjMF9RMqWh7pB8/m5ouiKq4Mv2PF8R5YXWvQWMIwqKAyRWVcJt8QlgK kwVFu21I4lf6Xub6fFVAQBWSJfMhGWXUJkANpQnm8glDp3gShTPpcqA7W4DNilUfLY yNCvaJ8eOf/lMRm6Gp3ToMNYrbrU6bkA8eucXA6ftXzqW9vjET1zKsOv0SsDiwtq8+ m982DNe7rYQaQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3FF87C44520; Mon, 20 Jul 2026 10:53:10 +0000 (UTC) From: David Heidelberg via B4 Relay Date: Mon, 20 Jul 2026 12:53:07 +0200 Subject: [PATCH v6 1/2] arm64: dts: qcom: sdm845-google: Add dual front IMX355 cameras Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260720-pixel3-camera-v6-1-afe419bef476@ixit.cz> References: <20260720-pixel3-camera-v6-0-afe419bef476@ixit.cz> In-Reply-To: <20260720-pixel3-camera-v6-0-afe419bef476@ixit.cz> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Konrad Dybcio , Petr Hodina , Richard Acayan , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, phone-devel@vger.kernel.org, David Heidelberg X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=7003; i=david@ixit.cz; h=from:subject:message-id; bh=hzWUGR5NhX43CvM85RMopYnoPfom41Awfwk4CCKP0w4=; b=kA0DAAgBYAI/xNNJIHIByyZiAGpd/hSgzKMrx0msv0b+zwH8Afo9AALU7P9qzZTRJWlAHdQxW YkCMwQAAQgAHRYhBNd6Cc/u3Cu9U6cEdGACP8TTSSByBQJqXf4UAAoJEGACP8TTSSByOE8QAJE5 LdhB/zEdCk55VxvSObg6hHMVELMQqJeGuoLmvUXR7J7iy9QIrfi2pmQ97qe3JRqdf2jRgWPzqbV cddjayudsrz49l3OzRDun/dSMEfMfF0r3LrjqG/uiffZo1SJQfR75GP92ynu0aRKiAxfzztZ6+/ RnwiHxgLj2zL5L+Ey36bxxAbucA4T4AV/F8MN2HC85cFeRf7VKtfHURf9mOECGD8nfq0EdqE74r 7VJRir5v3YxOs0p2ZZdjyI5pmIAo/lFYqkXnYbiTbaM8E0FMgJqI38Fc26tImOUEmQhO503ypCn WwSmD3svPv3llqjB/kBFoeiR26QT4vW7bxlwkDgqkOC+i3wycNhLvmCFFaNLbz9A/TKv0ISbhK4 qozV7x4pFaQadqfQCXAyIe0+DLZJd3LYqOZgT5jyffSzeyMei7Xel3GddynA//Tq5Qq1MzldRtg IHr0sYwM+yx8YNYrEJbSqLoJkWOiB6Q1HDtZCn58TeLXhVRSQ88yHwH82uBq+xtYngXYBvkP5yx COfymAJvpDze/sKIXWWtjbZkauLMwh4nqWec4yxYUfxtTshup75/OZ4UaDuNAjyZOo9nYaZHKGu EzLcYdc4pTxYCcexSbfxYTbwn/spvc8AIZaf/0edQ89vgaJvO6KIy6DoDAzqkNAPIGAFDuUdGlT fijOd X-Developer-Key: i=david@ixit.cz; a=openpgp; fpr=D77A09CFEEDC2BBD53A7047460023FC4D3492072 X-Endpoint-Received: by B4 Relay for david@ixit.cz/default with auth_id=355 X-Original-From: David Heidelberg Reply-To: david@ixit.cz From: David Heidelberg The Pixel 3 features two front-facing Sony IMX355 sensors with different focal lengths (standard and wide-angle). Sensors are connected via CSIPHY port 1 and 2 and controlled over CCI I2C1, using MCLK2 as the clock source. This enables support for the dual front camera configuration. Signed-off-by: David Heidelberg --- arch/arm64/boot/dts/qcom/sdm845-google-common.dtsi | 171 +++++++++++++++++= +++- 1 file changed, 170 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/qcom/sdm845-google-common.dtsi b/arch/arm6= 4/boot/dts/qcom/sdm845-google-common.dtsi index 9368fd6b87515..267dcd6eddaee 100644 --- a/arch/arm64/boot/dts/qcom/sdm845-google-common.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845-google-common.dtsi @@ -1,16 +1,17 @@ // SPDX-License-Identifier: GPL-2.0-only =20 /dts-v1/; =20 #include #include #include #include +#include #include =20 #include "sdm845.dtsi" #include "pm8998.dtsi" #include "pmi8998.dtsi" =20 /delete-node/ &mpss_region; /delete-node/ &venus_mem; @@ -127,16 +128,48 @@ vreg_s4a_1p8: regulator-vreg-s4a-1p8 { regulator-min-microvolt =3D <1800000>; regulator-max-microvolt =3D <1800000>; regulator-always-on; regulator-boot-on; =20 vin-supply =3D <&vph_pwr>; }; =20 + camera_front_avdd: regulator-front-cam-avdd { + compatible =3D "regulator-fixed"; + regulator-name =3D "front_cam_avdd"; + + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <2800000>; + + gpios =3D <&tlmm 8 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&cam_front_avdd_default>; + pinctrl-names =3D "default"; + + vin-supply =3D <&vreg_bob>; + }; + + camera_front_aux_avdd: regulator-front-cam-aux-avdd { + compatible =3D "regulator-fixed"; + regulator-name =3D "front_cam_aux_avdd"; + + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <2800000>; + + gpios =3D <&tlmm 14 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&cam_front_aux_avdd_default>; + pinctrl-names =3D "default"; + + vin-supply =3D <&vreg_bob>; + }; + wcn3990-pmu { compatible =3D "qcom,wcn3990-pmu"; =20 vddio-supply =3D <&vreg_s4a_1p8>; vddxo-supply =3D <&vreg_l7a_1p8>; vddrf-supply =3D <&vreg_l17a_1p3>; vddch0-supply =3D <&vreg_l25a_3p3>; =20 @@ -314,16 +347,21 @@ vreg_l28a_3p0: ldo28 { regulator-initial-mode =3D ; regulator-boot-on; /* * We can't properly bring the panel back if it gets turned off * so keep it's regulators always on for now. */ regulator-always-on; }; + + vreg_lvs1_1p8: lvs1 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; }; =20 regulators-1 { compatible =3D "qcom,pmi8998-rpmh-regulators"; qcom,pmic-id =3D "b"; =20 vdd-bob-supply =3D <&vph_pwr>; =20 @@ -346,24 +384,127 @@ regulators-2 { =20 vreg_s3c_0p6: smps3 { regulator-min-microvolt =3D <600000>; regulator-max-microvolt =3D <600000>; }; }; }; =20 +&camss { + vdda-phy-supply =3D <&vreg_l1a_0p875>; + vdda-pll-supply =3D <&vreg_l26a_1p2>; + + /* + * MCLK2 (GPIO15) is shared between both front camera sensors. + * The clock is generated by CAMCC, therefore the pin is + * configured here rather than in individual sensor nodes. + */ + pinctrl-0 =3D <&cam_mclk2_default>; + pinctrl-1 =3D <&cam_mclk2_sleep>; + pinctrl-names =3D "default", "sleep"; + + status =3D "okay"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@1 { + reg =3D <1>; + + camss_endpoint1: endpoint { + bus-type =3D ; + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&cam_aux_front_endpoint>; + }; + }; + + port@2 { + reg =3D <2>; + + camss_endpoint2: endpoint { + bus-type =3D ; + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&cam_front_endpoint>; + }; + }; + }; +}; + +&cci0_sleep { + /* bus has external pull-up */ + /delete-property/ bias-pull-down; + bias-disable; +}; + &cci { status =3D "okay"; }; =20 &cci_i2c1 { /* actuator @0c */ =20 - /* front camera, imx355 @1a */ + front_cam: camera@10 { + compatible =3D "sony,imx355"; + reg =3D <0x10>; + + clocks =3D <&clock_camcc CAM_CC_MCLK2_CLK>; + assigned-clocks =3D <&clock_camcc CAM_CC_MCLK2_CLK>; + assigned-clock-rates =3D <24000000>; + + reset-gpios =3D <&tlmm 21 GPIO_ACTIVE_LOW>; + + avdd-supply =3D <&camera_front_avdd>; + dvdd-supply =3D <&vreg_s3a_1p35>; + dovdd-supply =3D <&vreg_lvs1_1p8>; + + pinctrl-0 =3D <&cam_front_reset_default>; + pinctrl-names =3D "default"; + + rotation =3D <270>; + orientation =3D <0>; + + port { + cam_front_endpoint: endpoint { + data-lanes =3D <1 2 3 4>; + link-frequencies =3D /bits/ 64 <360000000>; + remote-endpoint =3D <&camss_endpoint2>; + }; + }; + }; + + front_aux_cam: camera@1a { + compatible =3D "sony,imx355"; + reg =3D <0x1a>; + + clocks =3D <&clock_camcc CAM_CC_MCLK2_CLK>; + assigned-clocks =3D <&clock_camcc CAM_CC_MCLK2_CLK>; + assigned-clock-rates =3D <24000000>; + + reset-gpios =3D <&tlmm 9 GPIO_ACTIVE_LOW>; + + avdd-supply =3D <&camera_front_aux_avdd>; + dvdd-supply =3D <&vreg_s3a_1p35>; + dovdd-supply =3D <&vreg_lvs1_1p8>; + + pinctrl-0 =3D <&cam_front_aux_reset_default>; + pinctrl-names =3D "default"; + + rotation =3D <270>; + orientation =3D <0>; + + port { + cam_aux_front_endpoint: endpoint { + data-lanes =3D <1 2 3 4>; + link-frequencies =3D /bits/ 64 <360000000>; + remote-endpoint =3D <&camss_endpoint1>; + }; + }; + }; =20 /* eeprom @50, at24 driver says 8K */ }; =20 &cdsp_pas { firmware-name =3D "qcom/sdm845/Google/blueline/cdsp.mbn"; =20 status =3D "okay"; @@ -485,16 +626,44 @@ nfc_int_default: nfc-int-default-state { =20 nfc_enable_default: nfc-enable-default-state { pins =3D "gpio25", "gpio79"; function =3D "gpio"; drive-strength =3D <2>; bias-pull-down; }; =20 + cam_front_avdd_default: cam-avdd-default-state { + pins =3D "gpio8"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + cam_front_aux_reset_default: cam-front-aux-reset-default-state { + pins =3D "gpio9"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + cam_front_aux_avdd_default: cam-avdd-aux-default-state { + pins =3D "gpio14"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + cam_front_reset_default: cam-front-reset-default-state { + pins =3D "gpio21"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + touchscreen_reset: ts-reset-state { pins =3D "gpio99"; function =3D "gpio"; drive-strength =3D <8>; bias-pull-up; }; =20 touchscreen_pins: ts-pins-gpio-state { --=20 2.53.0 From nobody Sat Jul 25 02:43:43 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6ECFA3E833E; Mon, 20 Jul 2026 10:53:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784544791; cv=none; b=bTSKbav220An0UX3GHLFFSW0N0NgnEFdIjvgl/eoSZupzgNAnDKlP/vhCXBGgntnehwLsn+g5e4w7msUosLdG9bCRPQTfNiaRwbLuKRlYtpBq10n0bioS70ZHbWptj9OIzVBx7FVsKpTeBOvz3uxQ6zW8XHiEbO9e3bqpxx8gvY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784544791; c=relaxed/simple; bh=BGakHQfj0KcopuqpfIs69Dg6vnPZiuL/U9trm4K5Zow=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=WPEApCgMWJFJbEvTp/vwFnnrKgYayl5iR3rtNpZGVu6T95C1jWZWosC1Jecneig7/z1ekVdKZUmktebWQdvXqM2Q59zhsVApTyq1Thh8ot1T1c6pYRj2Szwd2TWqrN4POO5Ov725bbhexgLAJS51Wi8rfIxmZYpp76hRHrs+toU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=Ab7fm+DR; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="Ab7fm+DR" Received: by smtp.kernel.org (Postfix) with ESMTPS id 6C07AC2BCB8; Mon, 20 Jul 2026 10:53:10 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1784544790; bh=BGakHQfj0KcopuqpfIs69Dg6vnPZiuL/U9trm4K5Zow=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=Ab7fm+DRp2Z8Vo2T4ybng/AJzvxqFuGgijUtGyZr+bedJriV09Fp8cFyqlvZj46Lm H3Djs0mbui94kO3pe6kmLvTxJzlPjZrjZRXDC2dzw6pJaibcqB5hQ1H++KoiOtMgwE v7D9+SjG58hJy3EHsdNqGou7zSbgTAb7skQMuE+jjyuS7WtnLuMTiCCzO7K5uaEB3V CwnVtXCcux7AaX8YVT/+gpgSXA2Ngo6zDcxttqBXXvFa2vvhlU2Mh7ToPpc9UwD95M ziKvnNBan7MCKJFRVhuP9HkVMTU5zbNLe1DcwericqmAUXfiFAJ6wEJ2qEeLUlOJvl 6Z6YQejp++YGQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4FB3EC4452A; Mon, 20 Jul 2026 10:53:10 +0000 (UTC) From: David Heidelberg via B4 Relay Date: Mon, 20 Jul 2026 12:53:08 +0200 Subject: [PATCH v6 2/2] arm64: dts: qcom: sdm845-google: Enable PMI8998 camera flash LEDs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260720-pixel3-camera-v6-2-afe419bef476@ixit.cz> References: <20260720-pixel3-camera-v6-0-afe419bef476@ixit.cz> In-Reply-To: <20260720-pixel3-camera-v6-0-afe419bef476@ixit.cz> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Konrad Dybcio , Petr Hodina , Richard Acayan , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, phone-devel@vger.kernel.org, David Heidelberg X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2187; i=david@ixit.cz; h=from:subject:message-id; bh=+JTTruT1wyhpjPxfzBWwZfGwRsmkaQCpAUzY/f6Aiic=; b=owEBbQKS/ZANAwAIAWACP8TTSSByAcsmYgBqXf4Uj2pZ6Kubd5/ik8gO7F84rxctxStDvnZuu cddClBOCPSJAjMEAAEIAB0WIQTXegnP7twrvVOnBHRgAj/E00kgcgUCal3+FAAKCRBgAj/E00kg cqWOEACOMGp12pxBKnY8ya7rfeUKSwR0bg76cNT/SiI5hbMADwsdnYhWI+w6+wh0LHxTGWcst+K 1JFjkdSOB0WxUp/TlkQT61l+cmiMsAK453mIij95ss3xJ8FeehZ0uEVdOt4wXLD1iQi7TortnDp zyz21+yh7yFEEXnquciny3gqMh9rvle90x0++JJdAnW/eICqBwDZ4nzLKmQoQI5szK9RTBFfvsn WbVeVVgbq16RoJOmO24Lm0PyiKw9gtgt2MpAzCsKpTAMv0K4+Yf6KsL68H+hCM7rrogrzsZehUW 5fZPwOKZs7XHeMiuWDnhPh0TvgLOKXO8THefd3Af3lFTcFrZvF+zJstVzVVsiujssdbGxIkad2O GifMI+Yf8OS7NxE+FSA/H+k52lIbVale/yAoPRN5bU72BAr96sloxzv8nNhTnXohUnv8E2Wo/tb 9s/CaLMO2QJsb65tz5t5h23XRMs7vDWaVVg6Gxfq12YenOikYKVg3OdDgnxtfcfs8wP/Dd8HYDP Sbldr7bmqXn9zcSfplNEcGSKeRmkuB7EkRCX+olEs2Ke4pXzpXYHsP9kKic6HP5eBazyV22fcf6 vG6gj/ovewD8+/LlvnlRbllFV0dRixx9zVho6xmnCrChiUr+YwV0ItMOmITJhAQojzUm1pFRXNF D8ihg1dNRFZNA3g== X-Developer-Key: i=david@ixit.cz; a=openpgp; fpr=D77A09CFEEDC2BBD53A7047460023FC4D3492072 X-Endpoint-Received: by B4 Relay for david@ixit.cz/default with auth_id=355 X-Original-From: David Heidelberg Reply-To: david@ixit.cz From: David Heidelberg Enable the PMI8998 flash LED block and describe two white flash LEDs used for the rear camera. Configure the LED in flash mode with hardware limits matching the original device configuration, including maximum current and timeout. In contrary to downstream, we can control both LEDs separately. Reviewed-by: Konrad Dybcio Signed-off-by: David Heidelberg --- arch/arm64/boot/dts/qcom/sdm845-google-common.dtsi | 27 ++++++++++++++++++= ++++ 1 file changed, 27 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sdm845-google-common.dtsi b/arch/arm6= 4/boot/dts/qcom/sdm845-google-common.dtsi index 267dcd6eddaee..c8699f72cfecf 100644 --- a/arch/arm64/boot/dts/qcom/sdm845-google-common.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845-google-common.dtsi @@ -1,16 +1,17 @@ // SPDX-License-Identifier: GPL-2.0-only =20 /dts-v1/; =20 #include #include #include #include +#include #include #include =20 #include "sdm845.dtsi" #include "pm8998.dtsi" #include "pmi8998.dtsi" =20 /delete-node/ &mpss_region; @@ -590,16 +591,42 @@ &pm8998_resin { }; =20 &pmi8998_charger { monitored-battery =3D <&battery>; =20 status =3D "okay"; }; =20 +&pmi8998_flash { + status =3D "okay"; + + /* upper flash module part */ + led-0 { + function =3D LED_FUNCTION_FLASH; + color =3D ; + led-sources =3D <1>; + led-max-microamp =3D <500000>; + flash-max-microamp =3D <1500000>; + flash-max-timeout-us =3D <1280000>; + function-enumerator =3D <0>; + }; + + /* lower flash module part */ + led-1 { + function =3D LED_FUNCTION_FLASH; + color =3D ; + led-sources =3D <2>; + led-max-microamp =3D <500000>; + flash-max-microamp =3D <1500000>; + flash-max-timeout-us =3D <1280000>; + function-enumerator =3D <1>; + }; +}; + &qupv3_id_0 { status =3D "okay"; }; =20 &qupv3_id_1 { status =3D "okay"; }; =20 --=20 2.53.0