From nobody Sat Jul 25 03:46:50 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2AC293B2FE5; Sun, 19 Jul 2026 18:03:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784484237; cv=none; b=HC/LrMEASxjZeY5bAMslaxPNNpbz6XeCoaSJ+H4eGSVgKbf7eJeb32SEj1EtuU2EdxjYYsLczFjTFOJtMMoOPA2gS7LrxjvOZe3ziJ+c41BitSawIzVp9u/dRxjJSz1LzoK/OGumQK2EsUDlVYzEIqr8Fa1hmUPwqOc1I9wl9nc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784484237; c=relaxed/simple; bh=vfucXyfTVkOFUpNJOay6ixtDM5t7XnlnVGVE9qr0G30=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=U1Z5aFvsJWbTF4lcF8sTDmzsVhPCmq5Vy/Gll7nr4yGZSuqsMSKJICE/e8rsJKdqft20S+QISycsoTNJjnJ8mRU9Bnp47pTaWxQnISnsWUnD5tMh7XxbWyT4s7kfPsR81HSCObRZWnFpyQY732cLJLva2GU2I5RDY0Gq95Ef1yE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=EcgeXYSx; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="EcgeXYSx" Received: by smtp.kernel.org (Postfix) with ESMTPS id 53067C19425; Sun, 19 Jul 2026 18:03:56 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1784484236; bh=vfucXyfTVkOFUpNJOay6ixtDM5t7XnlnVGVE9qr0G30=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=EcgeXYSxQyZEiPWEYN/Ja+kbl7mzp6CoFJ7dBafiQnZKvwHgANwrA75VlwEdxrJ39 0D9VDyZe+Pg6yCyb37x9/zJB4nc3aQOnxf9Ocf5X/+/2nxToiWQ6MVDIvVGXwqlLdu kfbiYX1xFdaXL/rJzRIWWyqtTHdoIQCSDSXPOTSHu4Tbdc7Duik5it82gBkLMB/O0u r5tateEoKAFwp20riDIXKA+g2bu4EvCz6U5n4Bvtk6Ps3zsZ1FWsTLNdoUHKFaNLw5 3DkujgaC8GNieIjSowji3O+n9F3b1vRgL22L/TBxkvEYkgjKp5AO5d3mWLxi4oto88 oTMerMoKESx5Q== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3375EC44512; Sun, 19 Jul 2026 18:03:56 +0000 (UTC) From: David Heidelberg via B4 Relay Date: Sun, 19 Jul 2026 20:03:52 +0200 Subject: [PATCH v5 1/2] arm64: dts: qcom: sdm845-google: Add dual front IMX355 cameras Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260719-pixel3-camera-v5-1-99593f1bd8ec@ixit.cz> References: <20260719-pixel3-camera-v5-0-99593f1bd8ec@ixit.cz> In-Reply-To: <20260719-pixel3-camera-v5-0-99593f1bd8ec@ixit.cz> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Petr Hodina , Richard Acayan , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, phone-devel@vger.kernel.org, David Heidelberg X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=7011; i=david@ixit.cz; h=from:subject:message-id; bh=deZEIf9/X8lX6nqWykzulesV1a7FrPJ3nwdgp3foNns=; b=owEBbQKS/ZANAwAIAWACP8TTSSByAcsmYgBqXRGKjj2EUS05phDchKT5ZiDqFqromNbg6XQdU DStziAhNuWJAjMEAAEIAB0WIQTXegnP7twrvVOnBHRgAj/E00kgcgUCal0RigAKCRBgAj/E00kg cqoND/9Ea0D8CAKr98JdGTS5sVvbzCLqShYilP0kk26bEqT2p1+hihbO4bZCZ0a0lKYvS4LDgOr 94q/4vGpL758GGTFcPHOfGdE1ygHLYuxxunnCwoSyfs8o63Lnj2DOe4In60YlI+VlcCxDhcFnMN BCW0uxrL8XjE+CvxPIvVwrOls7RtqdsdH+J2/CzflhrED79ST4bUDrPYIxrAsdQHH/whUP3Yg9q isubp+U53O+svKfzm9SCiLloNamILVoHPe9wYKZ5chgX+93YaPW1r+CXJKrLQguDpYvy7teG7Mi fLa8LJ9HZ1vJppH2IdsWQh59X0zrb6cSA6SFB7A0Qok/v1R7OTiMEDbwq8+zp70njFOOTvKzXuY TQFZBJKxbo+6fc9twvmC9IxibGnqtzu3+pjDdFWkAl75jFofbjUBYfzoQdHf4mF3k8eKCno9r6y ab8rh4zd/dsmcWRA6IsmF5ZQU6wntMQCufrMHvvEEpuWqF78eAYKa7qfqDuSCJe9Hze5YaS44eu 39XQbIb8GKFYxotUVdSPhUX9tfqPGO9vp4onBt+kFj/9oLFCSrK/WTtc+rV62D+sWtnbRRITWU9 rfZNDeSPrOayGW6W0s81V0NGh/dN5oTUhuFfK/+97i6DmRbjK2Zet97TI1geyRY23egSGxb8n1e MmIvwKhinJNp17g== X-Developer-Key: i=david@ixit.cz; a=openpgp; fpr=D77A09CFEEDC2BBD53A7047460023FC4D3492072 X-Endpoint-Received: by B4 Relay for david@ixit.cz/default with auth_id=355 X-Original-From: David Heidelberg Reply-To: david@ixit.cz From: David Heidelberg The Pixel 3 features two front-facing Sony IMX355 sensors with different focal lengths (standard and wide-angle). Sensors are connected via CSIPHY port 1 and 2 and controlled over CCI I2C1, using MCLK2 as the clock source. This enables support for the dual front camera configuration. Signed-off-by: David Heidelberg --- arch/arm64/boot/dts/qcom/sdm845-google-common.dtsi | 170 +++++++++++++++++= +++- 1 file changed, 169 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/qcom/sdm845-google-common.dtsi b/arch/arm6= 4/boot/dts/qcom/sdm845-google-common.dtsi index 9368fd6b87515..cb5c261802bc9 100644 --- a/arch/arm64/boot/dts/qcom/sdm845-google-common.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845-google-common.dtsi @@ -1,16 +1,17 @@ // SPDX-License-Identifier: GPL-2.0-only =20 /dts-v1/; =20 #include #include #include #include +#include #include =20 #include "sdm845.dtsi" #include "pm8998.dtsi" #include "pmi8998.dtsi" =20 /delete-node/ &mpss_region; /delete-node/ &venus_mem; @@ -127,16 +128,48 @@ vreg_s4a_1p8: regulator-vreg-s4a-1p8 { regulator-min-microvolt =3D <1800000>; regulator-max-microvolt =3D <1800000>; regulator-always-on; regulator-boot-on; =20 vin-supply =3D <&vph_pwr>; }; =20 + camera_front_avdd: front-cam-avdd-regulator { + compatible =3D "regulator-fixed"; + regulator-name =3D "front_cam_avdd"; + + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <2800000>; + + gpios =3D <&tlmm 8 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&cam_front_avdd_default_pin>; + pinctrl-names =3D "default"; + + vin-supply =3D <&vreg_bob>; + }; + + camera_front_aux_avdd: front-cam-aux-avdd-regulator { + compatible =3D "regulator-fixed"; + regulator-name =3D "front_cam_aux_avdd"; + + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <2800000>; + + gpios =3D <&tlmm 14 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&cam_front_aux_avdd_default_pin>; + pinctrl-names =3D "default"; + + vin-supply =3D <&vreg_bob>; + }; + wcn3990-pmu { compatible =3D "qcom,wcn3990-pmu"; =20 vddio-supply =3D <&vreg_s4a_1p8>; vddxo-supply =3D <&vreg_l7a_1p8>; vddrf-supply =3D <&vreg_l17a_1p3>; vddch0-supply =3D <&vreg_l25a_3p3>; =20 @@ -314,16 +347,21 @@ vreg_l28a_3p0: ldo28 { regulator-initial-mode =3D ; regulator-boot-on; /* * We can't properly bring the panel back if it gets turned off * so keep it's regulators always on for now. */ regulator-always-on; }; + + vreg_lvs1_1p8: lvs1 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; }; =20 regulators-1 { compatible =3D "qcom,pmi8998-rpmh-regulators"; qcom,pmic-id =3D "b"; =20 vdd-bob-supply =3D <&vph_pwr>; =20 @@ -346,24 +384,126 @@ regulators-2 { =20 vreg_s3c_0p6: smps3 { regulator-min-microvolt =3D <600000>; regulator-max-microvolt =3D <600000>; }; }; }; =20 +&camss { + vdda-phy-supply =3D <&vreg_l1a_0p875>; + vdda-pll-supply =3D <&vreg_l26a_1p2>; + + /* + * MCLK2 (GPIO15) is shared between both front camera sensors. + * The clock is generated by CAMCC, therefore the pin is + * configured here rather than in individual sensor nodes. + */ + pinctrl-0 =3D <&cam_mclk2_default>; + pinctrl-1 =3D <&cam_mclk2_sleep>; + pinctrl-names =3D "default", "sleep"; + + status =3D "okay"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@1 { + reg =3D <1>; + + camss_endpoint1: endpoint { + bus-type =3D ; + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&cam_aux_front_endpoint>; + }; + }; + + port@2 { + reg =3D <2>; + + camss_endpoint2: endpoint { + bus-type =3D ; + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&cam_front_endpoint>; + }; + }; + }; +}; + +&cci0_sleep { + /* bus has external pull-up, don't pull down */ + bias-disable; +}; + &cci { status =3D "okay"; }; =20 &cci_i2c1 { /* actuator @0c */ =20 - /* front camera, imx355 @1a */ + front_cam: camera@10 { + compatible =3D "sony,imx355"; + reg =3D <0x10>; + + clocks =3D <&clock_camcc CAM_CC_MCLK2_CLK>; + assigned-clocks =3D <&clock_camcc CAM_CC_MCLK2_CLK>; + assigned-clock-rates =3D <24000000>; + + reset-gpios =3D <&tlmm 21 GPIO_ACTIVE_LOW>; + + avdd-supply =3D <&camera_front_avdd>; + dvdd-supply =3D <&vreg_s3a_1p35>; + dovdd-supply =3D <&vreg_lvs1_1p8>; + + pinctrl-0 =3D <&cam_front_reset_default_pin>; + pinctrl-names =3D "default"; + + rotation =3D <270>; + orientation =3D <0>; + + port { + cam_front_endpoint: endpoint { + data-lanes =3D <1 2 3 4>; + link-frequencies =3D /bits/ 64 <360000000>; + remote-endpoint =3D <&camss_endpoint2>; + }; + }; + }; + + front_aux_cam: camera@1a { + compatible =3D "sony,imx355"; + reg =3D <0x1a>; + + clocks =3D <&clock_camcc CAM_CC_MCLK2_CLK>; + assigned-clocks =3D <&clock_camcc CAM_CC_MCLK2_CLK>; + assigned-clock-rates =3D <24000000>; + + reset-gpios =3D <&tlmm 9 GPIO_ACTIVE_LOW>; + + avdd-supply =3D <&camera_front_aux_avdd>; + dvdd-supply =3D <&vreg_s3a_1p35>; + dovdd-supply =3D <&vreg_lvs1_1p8>; + + pinctrl-0 =3D <&cam_front_aux_reset_default_pin>; + pinctrl-names =3D "default"; + + rotation =3D <270>; + orientation =3D <0>; + + port { + cam_aux_front_endpoint: endpoint { + data-lanes =3D <1 2 3 4>; + link-frequencies =3D /bits/ 64 <360000000>; + remote-endpoint =3D <&camss_endpoint1>; + }; + }; + }; =20 /* eeprom @50, at24 driver says 8K */ }; =20 &cdsp_pas { firmware-name =3D "qcom/sdm845/Google/blueline/cdsp.mbn"; =20 status =3D "okay"; @@ -485,16 +625,44 @@ nfc_int_default: nfc-int-default-state { =20 nfc_enable_default: nfc-enable-default-state { pins =3D "gpio25", "gpio79"; function =3D "gpio"; drive-strength =3D <2>; bias-pull-down; }; =20 + cam_front_avdd_default_pin: cam-avdd-default-pins { + pins =3D "gpio8"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + cam_front_aux_reset_default_pin: cam-front-aux-reset-default-pins { + pins =3D "gpio9"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + cam_front_aux_avdd_default_pin: cam-avdd-aux-default-pins { + pins =3D "gpio14"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + cam_front_reset_default_pin: cam-front-reset-default-pins { + pins =3D "gpio21"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + touchscreen_reset: ts-reset-state { pins =3D "gpio99"; function =3D "gpio"; drive-strength =3D <8>; bias-pull-up; }; =20 touchscreen_pins: ts-pins-gpio-state { --=20 2.53.0 From nobody Sat Jul 25 03:46:50 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 28CC23ACA4C; Sun, 19 Jul 2026 18:03:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784484237; cv=none; b=qii0IYZo/Vncx58ogSA/OIkZwlULrNkV2MLSycgO9jRIh/iRPtYqi3MirayXfQNEeWN1CEWfClxlvw8ZZN9sTgUFjqVXjEdIJ9vd0Jrevo6h085joDqoCZ8dEl5xQuehGdx/DUIBWpsrramiGQT3OXjOkx902PrsWaelVSrBVJI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784484237; c=relaxed/simple; bh=7hIbDQFieHIJIIejJlbmWDrhP35HnnhVLEBBSGFMGVk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=q5rYTTw8PvPG5gffyxRZE+Ggy7uA8EKqAanLFbIkx6Yb8hPcXUYqNTInFEMtdklh6hQxjF5kZPbAdeIqllUgSwrW5v3+H+9MMUyu//VR2IuD29m+vtE+5Tz0CrmVe2KJIwkzN8tkVc6YS8lpKR8GLvAvasZBsAwDOjz6LSZELR0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=bVA0sAn4; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="bVA0sAn4" Received: by smtp.kernel.org (Postfix) with ESMTPS id 602D5C2BCFA; Sun, 19 Jul 2026 18:03:56 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1784484236; bh=7hIbDQFieHIJIIejJlbmWDrhP35HnnhVLEBBSGFMGVk=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=bVA0sAn4pmLnI7s/jmYkNy3AyWye8LCoMl5408N/YCmm+ICmxGjotkiYc/+rEf1JU XFex1qZ7n3yV/kZzHxDTtoEjPyRYVBG+7ezJODGfc8bM4zwtxUfD1Wzl+NMXKlKKan X2LPB3DWE/76bR7zWbM9FL5LhbW5ECpXJRSq6tfauTRxJRfGth9baMfh3lxLtd7FdD t4olNrpAADlSy+kj0hYOe+fUPJWVYyL8SUYqohViwhLj1FCTGNB7QTXdYtOd5lfsCx R4rChz7nNv3WO5lXMsGwwwpmxXr3IgcCdkga42zIWSSkn2Uwz9MratWiHbYcoWW5n2 3/l+JiKeb0dWg== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 42D86C44520; Sun, 19 Jul 2026 18:03:56 +0000 (UTC) From: David Heidelberg via B4 Relay Date: Sun, 19 Jul 2026 20:03:53 +0200 Subject: [PATCH v5 2/2] arm64: dts: qcom: sdm845-google: Enable PMI8998 camera flash LEDs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260719-pixel3-camera-v5-2-99593f1bd8ec@ixit.cz> References: <20260719-pixel3-camera-v5-0-99593f1bd8ec@ixit.cz> In-Reply-To: <20260719-pixel3-camera-v5-0-99593f1bd8ec@ixit.cz> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Petr Hodina , Richard Acayan , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, phone-devel@vger.kernel.org, David Heidelberg X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2101; i=david@ixit.cz; h=from:subject:message-id; bh=hIR5m+3hEHUVKN/E0aT2UW1X7Xn618H06WFsR908Ic4=; b=owEBbQKS/ZANAwAIAWACP8TTSSByAcsmYgBqXRGK7fZUfReynnvMDObSQkkctlha7/os8YBGm RlcFUwAAcOJAjMEAAEIAB0WIQTXegnP7twrvVOnBHRgAj/E00kgcgUCal0RigAKCRBgAj/E00kg cgvBD/4pAwzpRdfkFh2N6wnEeCd4vx00X0QDwjj60nLPB2172S7m8CMN7ijl74u04+GvIYcHJsg hcLwUjlwZgoSf3V6Hzce+qMJlE7mvm15/zuzZAcysLIF3jgKPUyUd2m/qWnZbNoq6HbJSu3AVj1 kf2n5gVIruFdUh55mZ2a0hIpb5irfFpJbwkvPvh85vkwlIRjBno9BdoA2XJfaqOdiHFAun1b3Xo FRqANSoRqnqgGOuGLOLYAQuyVRypBM80BubwFJb1EHwcFXXOZchPNYsHotZgh/E1fpewDbI57ka Bw9LVNQ1FxhQwOJLPvG6tmWe7BMMHhWleZ8fmYEKYgDEqPQ836TwvepIDLdjsKFgD+YUZIJ8KV+ vddMN4OpWfUZOiUeJZcxAAuUaeyMyLVXAa/AqD59qCrsWzV+ZLLZjHQPOB5nTF2+PjxDCPmW6wN zo4kwC/+fIxxlFPG0I+AKB2ylMpm0QuqIdlbNSbnyOBW73w5wDOXZ+3I1Arbpu/L19zvJA3jIRe MR/uZ1cskR1AOxgZ+2djSMFicM5JFUqvRRyYfGNklcldPJnnRWkqqBAGrz51U4UbfWPxT8Geh2A XilZNoc8rbOkhg1kk0bHt4vnQ5cUaNQrdzJ5dAMNWT2hT+sVEMdwmfS9xH6pXpO03QrJGDXPhbt +3kVQ4j/ep6QVBw== X-Developer-Key: i=david@ixit.cz; a=openpgp; fpr=D77A09CFEEDC2BBD53A7047460023FC4D3492072 X-Endpoint-Received: by B4 Relay for david@ixit.cz/default with auth_id=355 X-Original-From: David Heidelberg Reply-To: david@ixit.cz From: David Heidelberg Enable the PMI8998 flash LED block and describe two white flash LEDs used for the rear camera. Configure the LED in flash mode with hardware limits matching the original device configuration, including maximum current and timeout. In contrary to downstream, we can control both LEDs separately. Signed-off-by: David Heidelberg Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/sdm845-google-common.dtsi | 27 ++++++++++++++++++= ++++ 1 file changed, 27 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sdm845-google-common.dtsi b/arch/arm6= 4/boot/dts/qcom/sdm845-google-common.dtsi index cb5c261802bc9..f3c7333a4076e 100644 --- a/arch/arm64/boot/dts/qcom/sdm845-google-common.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845-google-common.dtsi @@ -1,16 +1,17 @@ // SPDX-License-Identifier: GPL-2.0-only =20 /dts-v1/; =20 #include #include #include #include +#include #include #include =20 #include "sdm845.dtsi" #include "pm8998.dtsi" #include "pmi8998.dtsi" =20 /delete-node/ &mpss_region; @@ -589,16 +590,42 @@ &pm8998_resin { }; =20 &pmi8998_charger { monitored-battery =3D <&battery>; =20 status =3D "okay"; }; =20 +&pmi8998_flash { + status =3D "okay"; + + /* upper part */ + led-0 { + function =3D LED_FUNCTION_FLASH; + color =3D ; + led-sources =3D <1>; + led-max-microamp =3D <500000>; + flash-max-microamp =3D <1500000>; + flash-max-timeout-us =3D <1280000>; + function-enumerator =3D <0>; + }; + + /* bottom part */ + led-1 { + function =3D LED_FUNCTION_FLASH; + color =3D ; + led-sources =3D <2>; + led-max-microamp =3D <500000>; + flash-max-microamp =3D <1500000>; + flash-max-timeout-us =3D <1280000>; + function-enumerator =3D <1>; + }; +}; + &qupv3_id_0 { status =3D "okay"; }; =20 &qupv3_id_1 { status =3D "okay"; }; =20 --=20 2.53.0