From nobody Sat Jul 25 03:46:55 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 45A3B2C3245 for ; Sun, 19 Jul 2026 15:57:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784476670; cv=none; b=iV2hbazlOw1ZczKrnnFZfEqPwvsNazYOZ8c0OjjKeqyrYojD8UWAGbQBvPmsZhHr25NgWd0gZLEKFg6uqtFCHZb5jl5xrpoFgVbaQxJINasFf9NbwfnwHDsukZ0UlBqQfFWwLwWVoX50W531CjAhsQio+OYgomFPLOL9nThotl8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784476670; c=relaxed/simple; bh=7rardkyifAR+2AT1JfxqXWVC4DUlTbqXtnaIiP3Z28I=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=P57NiXeEW1fmxNtX0UUnG8jvKEZ0CUHtpIg4Dbq4nPHe80S6B+P+M9YzJr8VFzfWMvTEdJkhgiENBLG11FrbebhrPTToCyXnpqwwE80Bbr/Zw9anOfJp+NgIS0+iV6NycnUzOGtIeHSQFec6hlfzPweTVMZiykyu/Q8xE3BCYDY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ftim+XxG; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=K0lPZeCY; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ftim+XxG"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="K0lPZeCY" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66JDvnXt3770097 for ; Sun, 19 Jul 2026 15:57:48 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= nMeeDoM5kZU/bqV8HBx/kQzsngPCM+3poCWoyr7i+Wc=; b=ftim+XxGsBGn/Z/i 2qSIaKotx0a/S6IVTcZ8mCpD+TJSdM7cVf3thKj+lcjqcdRsRRbvk8QL6DCgcvw1 iUHG4u8vcL5iGUTKL2LS1rjzIewZpM+c6wScvP0eDc25CS6ZkXbX1TQFePyakB6p pKc5dcMaXHx7ErRdOYLShzsJQA6FObdiSd7g5o93tG3k3SRQVJU5GAASmHmTnESn 196TLFl/m6X1Va/3fG6KwgWMCGIOmCzxjrUT+3xf774/W4/1wfaCSDruKLYBNaVm 3NeWQRYTFs4jkCplyV/giTjTro46kXYcpsqc4M59EWtVW0kSobe1sbuEJbxbJ4XB 0UnUVw== Received: from mail-pj1-f69.google.com (mail-pj1-f69.google.com [209.85.216.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fgd04syt2-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sun, 19 Jul 2026 15:57:47 +0000 (GMT) Received: by mail-pj1-f69.google.com with SMTP id 98e67ed59e1d1-38105cc58e1so2307096a91.3 for ; Sun, 19 Jul 2026 08:57:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784476667; x=1785081467; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=nMeeDoM5kZU/bqV8HBx/kQzsngPCM+3poCWoyr7i+Wc=; b=K0lPZeCYff8qHMhvlK1EeCn+PcTZXR/D8ygxIhrnV8qcCtyrASyAJtrdqCMcTSTSLx 6OJNv+cWN3d0MQWOKhnvZdC8Oyq1wrd10W8ih622zINrvlTG002we9RT+q+UsRwsrpdY 82C2CJSRXCIxHmn8Gxm13UxByqw84ol3UzTQ1p1V6Fzb+rHZIWUgYPsYs489FcEJ2WYN MVI/ra+5vGiJRr9m5gbmWmGbZc1/bpXTJOau2sp0AlXBXAtRJyzjC8ouhvCF1BIpsVh0 A5KcC8eLTw9JBaMtvODPkWtP4e7tN5xVX/rW0fuO9L8ZiFzXpxem2NyMByShhw0JwhSk 7O3A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784476667; x=1785081467; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=nMeeDoM5kZU/bqV8HBx/kQzsngPCM+3poCWoyr7i+Wc=; b=nDQ4ZcjZKOj0vwvGSG0ka9G+E3NRrW6Q6ZixELSYRCn0Fl1p1+Epyf0X9Ylhp7FhVx 7EUJTYhleIcF4C8x/cHrFged4ukxgcHa7kIqwWkwxyyNmWpqlh/VnDyIAGA+RXWxxoyx xID1V4WFq12e0IjFsSxNpZSKeTetbln/qOodZylGxTI0hZYvA3hsfHxvFJVsC/VFAqkm rN+T854oT/Up01C44/W1V7OXJSgbbxy2yDHlqQrx3nl4jsci3jw4pjKe5a5zKbAS/cgq UgvYdzRZRx7xpByNyr+57Mk8wUUDVPYyEZq/o5H2QqVhEp+2mou8jd6q//2ZpbH/QQpH uGfg== X-Forwarded-Encrypted: i=1; AHgh+RpQ811w6yEVlHtN6ffYZyvHw3Rw6UZHbDjOjJOfwmJuJrVlDweeGgtbQUc3NreP0vDkckATCaSCSNxutlQ=@vger.kernel.org X-Gm-Message-State: AOJu0Yzmp3auXDAWMauFxuGGCgwq8qsouE5fF4b3sfQOy2MF+QZZixEJ j8ONPDtgS56a1eWco/g0XgBjc8ZKvSevr6zfq07qEHcV/e19KW2MUwPQA2L50alRWApXkYETZ6m FRVd3HRQp0GkYWyw19aNW3s5KsAQ6ruVVUxfSm6VV8cFE+y5teXwokWJF/9ZEdcBQoVA= X-Gm-Gg: AfdE7ckaIzDbCR2bb6E5fLuYtXt5i1VD/dbcg4kFlv010w8B9mH5mfgFhrZAw9RRJER iVfGyhcl/IcgU+Wa/SOlbCUvAH40EBpdxrb2jappf+YtPRJ2VhKZT6Qc0LjIZofs3eRrbQa05ik 4OAyaN9vX4rGZeK/b5jHKJf4dQ3iPTXJMwYox3MGUjr4tFilLY4c7NS8+h7K4UAqDFzntum5M6o 3tAiDp+ZWsCLH7siSW1zJqyY8bpmHuK3MgLvX7jxqTg4gMlRKRO8VACvizHI9x5aD/WxN70BcPu 5h9/hdWU0yR83VGEi/EG68Nu0/USIvNqPtHqgN4HqdJ/ZI1BarZmViqX8CWzv1j/Ddc4vQU3VbB SEZvU7CR6ZdoPwCgIiwTE6I3xQaxI1VOl8fTDD8diBI016nrSbC6/RjRxSchHYElyLOlEJbs8La dhDhb3SbDRlDEwzvn75aJr X-Received: by 2002:a17:90b:134d:b0:37f:e7e7:ad1 with SMTP id 98e67ed59e1d1-38e4b697024mr9059743a91.5.1784476666835; Sun, 19 Jul 2026 08:57:46 -0700 (PDT) X-Received: by 2002:a17:90b:134d:b0:37f:e7e7:ad1 with SMTP id 98e67ed59e1d1-38e4b697024mr9059720a91.5.1784476666382; Sun, 19 Jul 2026 08:57:46 -0700 (PDT) Received: from hu-vishsain-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-31429f9d439sm33127054eec.5.2026.07.19.08.57.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 19 Jul 2026 08:57:45 -0700 (PDT) From: vishnu.saini@oss.qualcomm.com Date: Sun, 19 Jul 2026 21:27:25 +0530 Subject: [PATCH v6 1/2] dt-bindings: display: bridge: lontium,lt9211: Add lt9211c support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260719-add-lt9211c-bridge-v6-1-e56d22152586@oss.qualcomm.com> References: <20260719-add-lt9211c-bridge-v6-0-e56d22152586@oss.qualcomm.com> In-Reply-To: <20260719-add-lt9211c-bridge-v6-0-e56d22152586@oss.qualcomm.com> To: Andrzej Hajda , Neil Armstrong , Robert Foss , Laurent Pinchart , Jonas Karlman , Jernej Skrabec , Luca Ceresoli , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Marek Vasut Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Yi Zhang , Nilesh Laad , Gopi Botlagunta , Vishnu Saini , venkata.valluru@oss.qualcomm.com, Jessica Zhang X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784476650; l=1545; i=vishnu.saini@oss.qualcomm.com; s=20251113; h=from:subject:message-id; bh=7XMiXr7D3fC2Of65x2F+DhMxVAnk7abheQMCzBYJB9E=; b=1mg6j7F2+7PtEmJRYo6v6QrTNu0dH7Nea6WFgmNwqGUIDgQlEp8KMlM/kGcs0y1OsF/cY9Kpd S7tDzN4aD4kDOHmiMsMFgY/a5BaSISxYFYevgLe2Bg04UiD1vGE2XDJ X-Developer-Key: i=vishnu.saini@oss.qualcomm.com; a=ed25519; pk=8hlXlF8j/3GeOaDK3w2LYhkv9FanCQru0c7kRH/It7k= X-Authority-Analysis: v=2.4 cv=POs/P/qC c=1 sm=1 tr=0 ts=6a5cf3fb cx=c_pps a=vVfyC5vLCtgYJKYeQD43oA==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=UcubZVdaWCKl6vSfqw4A:9 a=QEXdDO2ut3YA:10 a=rl5im9kqc5Lf4LNbBjHf:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE5MDE3NyBTYWx0ZWRfXxmFOvMipTxms gIS8NmaumgPVILrXoJpI+s5n6DrirWtdeOVqjtbZ4O8J1WjJfi5V1S/9c+4Dv1OPdz5rxdO9kx5 edHgHkwUpYweKkMpPfCcfzq1YGzVMRVbIrSM8aRZzbZNn5/8SMWquptcfq0WCen0wSlYboHtGqC snv12+sX1an5B7L4NvbPX+AtQ5QYsEMuqnv6zcbXpOt6VWKbY7EkQwIB/WtIpsS1f3bEqkARtUL LmuWxLr/b/bis8jZG1BleKG3LQJaO48g+Qtx7tLsq3rpykSlNn3y24ETe0BQyUei9cNQ8JMMrqM 0h86t8LAAZOKIEfbQ+tiMYp9tnu/IsZKSC9TjOeQXK+51EZjfrO5lOFpHhqbEyD9Fb1zXXgnqOq 0vZeSLUg3ITVE0PqiUfxGaQtyl87znubhnUgu8qwctAgN8iJEeC2aVhUyDtdupFzZOpUPZWIGcT sD+8OuoPOL0LQZk56Ww== X-Proofpoint-ORIG-GUID: sAybwSlmNVb0MwgGX-FDgZ4xY4RnMRjp X-Proofpoint-GUID: sAybwSlmNVb0MwgGX-FDgZ4xY4RnMRjp X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE5MDE3NyBTYWx0ZWRfX53UgBjdnSina XqgYI0WSI35JWjmR5H519fFCVYP8aPLx+PM9kOArt94WTXP5rbzp69eepc3BuS2qK3iQ9nZvTeR M3FHoIfD6sRlQNhc9zaprQgNeYF7bFM= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-19_05,2026-07-17_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 spamscore=0 adultscore=0 clxscore=1015 suspectscore=0 priorityscore=1501 malwarescore=0 impostorscore=0 phishscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607190177 From: Yi Zhang Add binding for the Lontium LT9211C bridge chip. Signed-off-by: Yi Zhang Signed-off-by: Nilesh Laad Signed-off-by: Gopi Botlagunta Reviewed-by: Rob Herring (Arm) Signed-off-by: Vishnu Saini --- Documentation/devicetree/bindings/display/bridge/lontium,lt9211.yaml | 5 += ++-- 1 file changed, 3 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/display/bridge/lontium,lt921= 1.yaml b/Documentation/devicetree/bindings/display/bridge/lontium,lt9211.ya= ml index 7cfe92a8bcd7..de61bda09db9 100644 --- a/Documentation/devicetree/bindings/display/bridge/lontium,lt9211.yaml +++ b/Documentation/devicetree/bindings/display/bridge/lontium,lt9211.yaml @@ -4,19 +4,20 @@ $id: http://devicetree.org/schemas/display/bridge/lontium,lt9211.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# =20 -title: Lontium LT9211 DSI/LVDS/DPI to DSI/LVDS/DPI bridge. +title: Lontium LT9211/LT9211C DSI/LVDS/DPI to DSI/LVDS/DPI bridge. =20 maintainers: - Marek Vasut =20 description: | - The LT9211 are bridge devices which convert Single/Dual-Link DSI/LVDS + The LT9211 and LT9211C are bridge devices which convert Single/Dual-Link= DSI/LVDS or Single DPI to Single/Dual-Link DSI/LVDS or Single DPI. =20 properties: compatible: enum: - lontium,lt9211 + - lontium,lt9211c =20 reg: maxItems: 1 --=20 2.34.1 From nobody Sat Jul 25 03:46:55 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 788C538E8CA for ; Sun, 19 Jul 2026 15:57:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784476679; cv=none; b=a4C89COGNN2cM+tF8QRuzvgl5eJgh4slxRK+nVtFN/pbGPCeaPvGH3/vrEjXOxjyXfilWmXMOJZlwWwCZYVgbhze4pek4VDiGEgFL9Y7qyWi5+F+GD1JKq7FcEZ095mWUfgZ2Dg4JhV87xMpa7wAQFJVTB6D7IOZRZeQn4w5byM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784476679; c=relaxed/simple; bh=YoPlB2FxdZn4z6IyQfZ9zOCtSo+eBhCMA8uDDszxxi8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Q/mN1rQnWqQ5uUyEY1aoBx0SnHlW6NDA9qd+eHeeygqIfAMubp+k7rVi/jUw/lnZHYY1HAJadYhFandp+4HTG/78r7waWFryS/HLRgTFZNwds+OqzCi1JAY3uVIqkUcEWAZlyMY/A564fKN8RRxUvqnl7VGOnF5pHDiGbA5bGlg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=bHE4uSUM; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=KcZeVoCG; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="bHE4uSUM"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="KcZeVoCG" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66JDvkC83878048 for ; Sun, 19 Jul 2026 15:57:56 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= aGcb4eMd9z/a0/rXiO0nptznlsb6DIrZY2TrTCZVVB4=; b=bHE4uSUMwlJDV5CY EZ38/QJqFUMYh1ds4U7kpsmVOWCa9B5e0gdZTMoWsJQExKKElgJZt4X5j7FsfN5/ pRnKE9MlfTp+NfMMLATIxE0/f0dg0gYKIOZcFXAxLNkmBRtDeTyRCfYSTkHTgGXi mpi2RbIf59xAK72lV8m/v7JSJkB3ZfZhA1xz6SfAFaXUjFAmSZ7RTu/fPoLWKoDq SC21DKuGuIK9ApSxFjFlzRupkIFz12CSCG89KM5zsJIQDMjqwujHl7tWETg0VatE k2q+mUQZ7oefchnE1+xhv7xtOkutTztEcpv6qArAlvgFPv04+weeFtps3O6L4dxd yHuXyw== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fg2af30um-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sun, 19 Jul 2026 15:57:56 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2cf4b8ea6f1so4342885ad.2 for ; Sun, 19 Jul 2026 08:57:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784476675; x=1785081475; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=aGcb4eMd9z/a0/rXiO0nptznlsb6DIrZY2TrTCZVVB4=; b=KcZeVoCGczHG/TvMZflgv6sKNMN8TN78MCYbtbR6uQP6POnlF/XkKwHJQ+FOra+Qes tkj5tM8Q/ghj0fPtE/GbeZ/MeTIK69YrrBEpbAqvn6Hq01mNSg7Kn8idIoAejeDjnfQf OJ1Y2jG+Y7JGuSbQsw2NvXtq5qTHm+0zBKeqTlkaj6QfvRKtAQkmetsojRjGLFtR+nT3 Yc8+J2Ha3yE0H1O2j+MyEUf0Pnp+57Rqb5jyRNuNyORgFEojK5/LVodrYloaCt4kA3B0 zPPew/nD/aKvFrFNYYCjOJfdKNLl2zgsojwhxf6dse2qclSj2DA6ysIrJ7sXpeAowmTG gbCg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784476675; x=1785081475; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=aGcb4eMd9z/a0/rXiO0nptznlsb6DIrZY2TrTCZVVB4=; b=sxHdTH7ULcG4dDYS3NMVHOwQAuXDPBcM4/x1XKCJGTG2PTc/uEy++0Ock2e3nB+Bsu j1p+MdVJKEkE8v6G4nELtwyhzxBQxuxze8MEkkNt9+UdyvAh7bwUheLEVnVfw1YoxKuN 0Or6fxftOAN03BI5bgIjoBmsbUVP2jmBnaXaTgp1HvOm/IxUZDuF5jkjXP6WoDK7IYFP BgiwETEfDi98koz14XxSf7AkAoMJB6l4r7PS8FIrCR8K2n5OWRHZc0DTwLM9kO9YyE3T d97+8QI5LSYJX0nEvQIuDqaTsUqK8srGCX/51Xu38dpS7xAjnIXCSsrTg8oCUoxyBRqB VpNQ== X-Forwarded-Encrypted: i=1; AHgh+RrjUr08ybGF+VfJxtmqc32eazjVjEO1AHj7yq/Al+5NvWdLb6PjsSW8fGlU9rWpQoaUFwfhQtPWSVKsCUs=@vger.kernel.org X-Gm-Message-State: AOJu0YyDRwYcT9wceDOBaIwBV3ujQ5Z0A1mntVNs6RQLrWqbZQVbnPT1 sh2H6AdV0/6I7hT+kjqG+9iBCJ6BhE5J3OimF7l4ewsjO5LZcM6BtqQy9wddYQrNSlZBdoAhfs7 mQ4la0o9PVecDIKKTnIKeoSvJVR86ZqswBfHTlsqLcDHItjlDesCp2LRocgMvE8M46c4= X-Gm-Gg: AfdE7cnpuvJ+kL4gqQeuMoYuotQkugYNmFK3gmT5D/FN7ivpV88SV3OwV1FpJx2yAYE urzih0h8zUUhItw5hxuK5sL213i3nZXAAlrFPtFk8kRnkeBiW5moMvfVHkNO0yaqdQzYrr09BfH 5KO0jwxJ4t2wf49yBcYTnHImz7IUctLgMrjKJUxwndLbmBMQU7VwrmrgYV4pDQ+4AF4KXWp2+nC GsLfg0Ofaa0wdbtya1KNSUUJ2+d37fXy2RdYNt/mS2aaiBCnzn98uM7KmLI6clYOEW/sxUg/WTq 73091znxl3AxK7qdBFfuNSybkbNfU+nGeRKiued9NysRb0Tstfw8UywgfwVecIWGP8f89O0Rfpb vhNp/4J0dg1BfrS6VYLALDHI6WNcVwomu0BDuWcfwClErFzfFG9mA8FDFic2mpR1RpNOGf/he8/ o8FAloIqU7nUnT7fv3Xe76 X-Received: by 2002:a05:6a20:9397:b0:3c3:a17c:1f70 with SMTP id adf61e73a8af0-3c3ad8fc609mr8466835637.3.1784476674749; Sun, 19 Jul 2026 08:57:54 -0700 (PDT) X-Received: by 2002:a05:6a20:9397:b0:3c3:a17c:1f70 with SMTP id adf61e73a8af0-3c3ad8fc609mr8466815637.3.1784476674215; Sun, 19 Jul 2026 08:57:54 -0700 (PDT) Received: from hu-vishsain-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-31429f9d439sm33127054eec.5.2026.07.19.08.57.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 19 Jul 2026 08:57:53 -0700 (PDT) From: vishnu.saini@oss.qualcomm.com Date: Sun, 19 Jul 2026 21:27:26 +0530 Subject: [PATCH v6 2/2] drm/bridge: add support for lontium lt9211c bridge Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260719-add-lt9211c-bridge-v6-2-e56d22152586@oss.qualcomm.com> References: <20260719-add-lt9211c-bridge-v6-0-e56d22152586@oss.qualcomm.com> In-Reply-To: <20260719-add-lt9211c-bridge-v6-0-e56d22152586@oss.qualcomm.com> To: Andrzej Hajda , Neil Armstrong , Robert Foss , Laurent Pinchart , Jonas Karlman , Jernej Skrabec , Luca Ceresoli , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Marek Vasut Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Yi Zhang , Nilesh Laad , Gopi Botlagunta , Vishnu Saini , venkata.valluru@oss.qualcomm.com, Jessica Zhang X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784476650; l=25460; i=vishnu.saini@oss.qualcomm.com; s=20251113; h=from:subject:message-id; bh=CEWhuxike/xonu/LNAUiHt9/lWCj3pxLilF9Sy3kvpU=; b=na3/u3JfPfnPPaSl6YTkDqQy21X8tG+tJpNjl/YwaJqAlctBlVvoOtYFEoXL1kYI0tya6jRKe cc0dxNAX10FCnMr0a+acdKPVS2BKcpUdN6oDNeLIRbiTYVXy7nphZeT X-Developer-Key: i=vishnu.saini@oss.qualcomm.com; a=ed25519; pk=8hlXlF8j/3GeOaDK3w2LYhkv9FanCQru0c7kRH/It7k= X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE5MDE3NyBTYWx0ZWRfX4SQyxrXR3OTq b6IGIxKVedWqyBbUEowADr67PYfjwU3Lbwplmkwni8Cqyyeb/HL14sjcV8Fdxn0OavLaGjAbiFr QgY2NnnLcLUKxBd2coMc33hA9GXbry0= X-Proofpoint-GUID: NA02j5u_u8RXC1a_3OUOFKLJyG8M_VpI X-Proofpoint-ORIG-GUID: NA02j5u_u8RXC1a_3OUOFKLJyG8M_VpI X-Authority-Analysis: v=2.4 cv=a+sAM0SF c=1 sm=1 tr=0 ts=6a5cf404 cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=tmt1WsRZ4yB1p4KVow4A:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE5MDE3NyBTYWx0ZWRfXzo4rn0TzNo3Y xwKY3qu3dzYuF+2BnwAM9DA6F2SAtJAtB2pkIW5I8RwuUSCNqH5uor98a3NpJSVleLBazKUstza 1NZxRlC8ZU3a8GmVV7pA4VU9/2GyRMShyuYaJ9ESsgWgPLCCatslUvbUAWAQIkb8paPQmpjcggf yfxssr/ctP2tyLo1X+s3FyTd/IpWtKs2ALk1/ZcH7V0fXYkyFvdkyAu5YS8FJ+adUFHNE7dkw2P KtH9xnT5o2HIPaH2pv90hW2j6i6jkFpelPuBrV5DB97wv2D4N25KNBulNWjMmtd67aX++ps3bon FFHp1rpiwMjROX4Mjyqd3CRoPPJ/FBwwZM5IIc4f+6qGL+lB16SL8djrutpxSHpWN8HZM5AdlGJ vks2m1CtMzdkMEnJ/Fz/gKMCTSALOvHx+vV3KcmUcCSKhkvNPR0OBR3ktEkMcnQ4QJt4yZ7uLgH e015YUnevYd7tzyKPdw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-19_05,2026-07-17_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 clxscore=1015 impostorscore=0 malwarescore=0 spamscore=0 phishscore=0 priorityscore=1501 lowpriorityscore=0 adultscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607190177 From: Yi Zhang LT9211C is a Single/Dual-Link DSI/LVDS or Single DPI input to Single-Link/Dual-Link DSI/LVDS or Single DPI output bridge chip. Extend the existing lontium-lt9211 driver to support DSI-to-LVDS bridge configuration by detecting and handling both LT9211 and LT9211C variants from a single driver. Chip detection in lt9211_read_chipid() is extended to identify the LT9211C by its distinct chip ID registers. A separate regmap configuration is introduced for LT9211C to cover its extended register map. The chip_type field added to struct lt9211 selects the appropriate regmap and code paths at probe time using of_device_is_compatible(). Five new functions implement the LT9211C DSI-to-LVDS initialisation sequence: lt9211c_configure_rx(), lt9211c_autodetect_rx(), lt9211c_configure_timing(), lt9211c_configure_plls() and lt9211c_configure_tx(). The LT9211C requires DSI clocks to be running before the bridge can be initialised, so lt9211_atomic_enable() queues a delayed workqueue item for LT9211C rather than initialising synchronously as LT9211 does. LT9211C uses VIDEO|LPM DSI mode flags, which differ from the sync-pulse mode used by LT9211. Signed-off-by: Yi Zhang Signed-off-by: Nilesh Laad Signed-off-by: Gopi Botlagunta Signed-off-by: Vishnu Saini --- drivers/gpu/drm/bridge/lontium-lt9211.c | 796 ++++++++++++++++++++++++++++= +++- 1 file changed, 779 insertions(+), 17 deletions(-) diff --git a/drivers/gpu/drm/bridge/lontium-lt9211.c b/drivers/gpu/drm/brid= ge/lontium-lt9211.c index f39d83a5ae37..36c004df34fc 100644 --- a/drivers/gpu/drm/bridge/lontium-lt9211.c +++ b/drivers/gpu/drm/bridge/lontium-lt9211.c @@ -19,6 +19,7 @@ #include #include #include +#include =20 #include #include @@ -36,10 +37,21 @@ #define REG_CHIPID2 0x8102 #define REG_CHIPID2_VALUE 0xe3 =20 +/* LT9211C chip ID values */ +#define REG_CHIPID0_LT9211C_VALUE 0x21 +#define REG_CHIPID1_LT9211C_VALUE 0x03 +#define REG_CHIPID2_LT9211C_VALUE 0xe1 + #define REG_DSI_LANE 0xd000 /* DSI lane count - 0 means 4 lanes ; 1, 2, 3 means 1, 2, 3 lanes. */ #define REG_DSI_LANE_COUNT(n) ((n) & 3) =20 +/* Chip type enum */ +enum lt9211_chip_type { + LT9211, + LT9211C, +}; + struct lt9211 { struct drm_bridge bridge; struct device *dev; @@ -50,6 +62,14 @@ struct lt9211 { struct regulator *vccio; bool lvds_dual_link; bool lvds_dual_link_even_odd_swap; + /* LT9211C specific fields */ + enum lt9211_chip_type chip_type; + struct workqueue_struct *wq; + struct delayed_work lt9211_dw; + struct drm_display_mode mode; + bool bpp24; + bool jeida; + bool de; }; =20 static const struct regmap_range lt9211_rw_ranges[] =3D { @@ -93,6 +113,49 @@ static const struct regmap_config lt9211_regmap_config = =3D { .max_register =3D 0xda00, }; =20 +static const struct regmap_range lt9211c_rw_ranges[] =3D { + regmap_reg_range(0xff, 0xff), + regmap_reg_range(0x8100, 0x8182), + regmap_reg_range(0x8200, 0x82aa), + regmap_reg_range(0x8500, 0x85ff), + regmap_reg_range(0x8600, 0x86a0), + regmap_reg_range(0x8700, 0x8746), + regmap_reg_range(0xd000, 0xd0a7), + regmap_reg_range(0xd400, 0xd42c), + regmap_reg_range(0xd800, 0xd838), + regmap_reg_range(0xd9c0, 0xd9d5), +}; + +static const struct regmap_access_table lt9211c_rw_table =3D { + .yes_ranges =3D lt9211c_rw_ranges, + .n_yes_ranges =3D ARRAY_SIZE(lt9211c_rw_ranges), +}; + +static const struct regmap_range_cfg lt9211c_range =3D { + .name =3D "lt9211c", + .range_min =3D 0x0000, + .range_max =3D 0xda00, + .selector_reg =3D REG_PAGE_CONTROL, + .selector_mask =3D 0xff, + .selector_shift =3D 0, + .window_start =3D 0, + .window_len =3D 0x100, +}; + +static const struct regmap_config lt9211c_regmap_config =3D { + .reg_bits =3D 8, + .val_bits =3D 8, + .rd_table =3D <9211c_rw_table, + .wr_table =3D <9211c_rw_table, + .volatile_table =3D <9211c_rw_table, + .ranges =3D <9211c_range, + .num_ranges =3D 1, + .cache_type =3D REGCACHE_RBTREE, + .max_register =3D 0xda00, +}; + +static void lt9211_delayed_work_func(struct work_struct *work); + static struct lt9211 *bridge_to_lt9211(struct drm_bridge *bridge) { return container_of(bridge, struct lt9211, bridge); @@ -120,14 +183,23 @@ static int lt9211_read_chipid(struct lt9211 *ctx) return ret; } =20 - /* Test for known Chip ID. */ - if (chipid[0] !=3D REG_CHIPID0_VALUE || chipid[1] !=3D REG_CHIPID1_VALUE)= { - dev_err(ctx->dev, "Unknown Chip ID: 0x%02x 0x%02x 0x%02x\n", - chipid[0], chipid[1], chipid[2]); - return -EINVAL; + /* Test for LT9211 Chip ID. */ + if (chipid[0] =3D=3D REG_CHIPID0_VALUE && chipid[1] =3D=3D REG_CHIPID1_VA= LUE) { + dev_dbg(ctx->dev, "Detected LT9211 chip\n"); + return 0; } =20 - return 0; + /* Test for LT9211C Chip ID. */ + if (chipid[0] =3D=3D REG_CHIPID0_LT9211C_VALUE && + chipid[1] =3D=3D REG_CHIPID1_LT9211C_VALUE && + chipid[2] =3D=3D REG_CHIPID2_LT9211C_VALUE) { + dev_dbg(ctx->dev, "Detected LT9211C chip\n"); + return 0; + } + + dev_err(ctx->dev, "Unknown Chip ID: 0x%02x 0x%02x 0x%02x\n", + chipid[0], chipid[1], chipid[2]); + return -EINVAL; } =20 static int lt9211_system_init(struct lt9211 *ctx) @@ -454,6 +526,651 @@ static int lt9211_configure_tx(struct lt9211 *ctx, bo= ol jeida, return 0; } =20 +static int lt9211c_configure_rx(struct lt9211 *ctx) +{ + unsigned int pval; + + const struct reg_sequence lt9211c_rx_phy_seq[] =3D { + { REG_DSI_LANE, REG_DSI_LANE_COUNT(ctx->dsi->lanes) }, + { 0x8201, 0x11 }, + { 0x8218, 0x48 }, + { 0x8201, 0x91 }, + { 0x8202, 0x00 }, + { 0x8203, 0xee }, + { 0x8209, 0x21 }, + { 0x8204, 0x44 }, + { 0x8205, 0xc4 }, + { 0x8206, 0x44 }, + { 0x8213, 0x0c }, + + { 0xd001, 0x00 }, + { 0xd002, 0x0e }, + { 0xd005, 0x00 }, + { 0xd00a, 0x59 }, + { 0xd00b, 0x20 }, + }; + + const struct reg_sequence lt9211c_rx_phy_reset_seq[] =3D { + { 0x8109, 0xde }, + { 0x8109, 0xdf }, + }; + + const struct reg_sequence lt9211c_rx_clk_sel_seq[] =3D { + { 0x85e9, 0x88 }, + { 0x8180, 0x51 }, + { 0x8181, 0x10 }, + { 0x8632, 0x03 }, + }; + + const struct reg_sequence lt9211c_rx_input_sel_seq[] =3D { + { 0xd004, 0x00 }, + { 0xd021, 0x46 }, + }; + + const struct reg_sequence lt9211c_rx_dig_seq[] =3D { + { 0x853f, 0x08 }, + { 0x8540, 0x04 }, + { 0x8541, 0x03 }, + { 0x8542, 0x02 }, + { 0x8543, 0x01 }, + { 0x8545, 0x04 }, + { 0x8546, 0x03 }, + { 0x8547, 0x02 }, + { 0x8548, 0x01 }, + { 0x8544, 0x00 }, + { 0x8549, 0x00 }, + }; + + int ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_rx_phy_seq, + ARRAY_SIZE(lt9211c_rx_phy_seq)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_rx_phy_reset_seq, + ARRAY_SIZE(lt9211c_rx_phy_reset_seq)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_rx_clk_sel_seq, + ARRAY_SIZE(lt9211c_rx_clk_sel_seq)); + if (ret) + return ret; + + ret =3D regmap_read(ctx->regmap, 0x8180, &pval); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x8180, ((pval & 0xfc) | 0x03)); + if (ret) + return ret; + + ret =3D regmap_read(ctx->regmap, 0x8680, &pval); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x863f, (pval & 0xf8)); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x863f, 0x05); + if (ret) + return ret; + + ret =3D regmap_read(ctx->regmap, 0x8530, &pval); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x8530, ((pval & 0xf8) | 0x11)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_rx_input_sel_seq, + ARRAY_SIZE(lt9211c_rx_input_sel_seq)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_rx_dig_seq, + ARRAY_SIZE(lt9211c_rx_dig_seq)); + if (ret) + return ret; + + /* Give the chip time to lock onto RX stream. */ + msleep(100); + + return 0; +} + +static int lt9211c_autodetect_rx(struct lt9211 *ctx, + const struct drm_display_mode *mode) +{ + u16 width, height; + u8 buf[5]; + u8 format; + u8 sot[8]; + int ret; + + /* Read the SOT from the chip. */ + ret =3D regmap_bulk_read(ctx->regmap, 0xd088, sot, sizeof(sot)); + if (ret) + return ret; + + dev_dbg(ctx->dev, "Sot Num =3D 0x%02x, 0x%02x, 0x%02x, 0x%02x\n", sot[0], + sot[2], sot[4], sot[6]); + + dev_dbg(ctx->dev, "Sot Data =3D 0x%02x, 0x%02x, 0x%02x, 0x%02x\n", sot[1], + sot[3], sot[5], sot[7]); + /* HS Settle Set */ + if (sot[0] > 0x10 && sot[0] < 0x50) + regmap_write(ctx->regmap, 0xd002, sot[0] - 5); + else + regmap_write(ctx->regmap, 0xd002, 0x08); + + /* Width/Height/Format Auto-detection */ + ret =3D regmap_bulk_read(ctx->regmap, 0xd082, buf, sizeof(buf)); + if (ret) + return ret; + + width =3D (buf[0] << 8) | buf[1]; + height =3D (buf[3] << 8) | buf[4]; + format =3D buf[2] & 0xf; + + if (format =3D=3D 0x3) { /* YUV422 16bit */ + width /=3D 2; + } else if (format =3D=3D 0xa) { /* RGB888 24bit */ + width /=3D 3; + } else { + dev_err(ctx->dev, "Unsupported DSI format 0x%01x\n", format); + return -EINVAL; + } + + if (width !=3D mode->hdisplay) { + dev_err(ctx->dev, + "RX: Detected DSI width (%d) does not match mode hdisplay (%d)\n", + width, mode->hdisplay); + return -EINVAL; + } + + if (height !=3D mode->vdisplay) { + dev_err(ctx->dev, + "RX: Detected DSI height (%d) does not match mode vdisplay (%d)\n", + height, mode->vdisplay); + return -EINVAL; + } + + dev_dbg(ctx->dev, "RX: %dx%d format=3D0x%01x\n", width, height, format); + return 0; +} + +static int lt9211c_configure_timing(struct lt9211 *ctx, + const struct drm_display_mode *mode) +{ + const struct reg_sequence lt9211c_timing[] =3D { + { 0xd00d, (mode->vtotal >> 8) & 0xff }, + { 0xd00e, mode->vtotal & 0xff }, + { 0xd00f, (mode->vdisplay >> 8) & 0xff }, + { 0xd010, mode->vdisplay & 0xff }, + { 0xd011, (mode->htotal >> 8) & 0xff }, + { 0xd012, mode->htotal & 0xff }, + { 0xd013, (mode->hdisplay >> 8) & 0xff }, + { 0xd014, mode->hdisplay & 0xff }, + { 0xd015, (mode->vsync_end - mode->vsync_start) & 0xff }, + { 0xd04c, ((mode->hsync_end - mode->hsync_start) >> 8) & 0xff }, + { 0xd016, (mode->hsync_end - mode->hsync_start) & 0xff }, + { 0xd017, ((mode->vsync_start - mode->vdisplay) >> 8) & 0xff }, + { 0xd018, (mode->vsync_start - mode->vdisplay) & 0xff }, + { 0xd019, ((mode->hsync_start - mode->hdisplay) >> 8) & 0xff }, + { 0xd01a, (mode->hsync_start - mode->hdisplay) & 0xff }, + }; + + return regmap_multi_reg_write(ctx->regmap, lt9211c_timing, + ARRAY_SIZE(lt9211c_timing)); +} + +static int lt9211c_configure_plls(struct lt9211 *ctx, + const struct drm_display_mode *mode) +{ + const struct reg_sequence lt9211c_dessc_pll_reset[] =3D { + { 0x8103, 0xfe, 2000 }, + { 0x8103, 0xff, 0 }, + }; + + const struct reg_sequence lt9211c_pcr_cali_seq[] =3D { + { 0xd00a, 0x5f }, + { 0xd01e, 0x51 }, + { 0xd023, 0x80 }, + { 0xd024, 0x70 }, + { 0xd025, 0x80 }, + { 0xd02a, 0x10 }, + { 0xd021, 0x4f }, + { 0xd022, 0xf0 }, + { 0xd038, 0x04 }, + { 0xd039, 0x08 }, + { 0xd03a, 0x10 }, + { 0xd03b, 0x20 }, + { 0xd03f, 0x04 }, + { 0xd040, 0x08 }, + { 0xd041, 0x10 }, + { 0xd042, 0x20 }, + { 0xd02b, 0xa0 }, + }; + + const struct reg_sequence lt9211c_pcr_reset_seq[] =3D { + { 0xd009, 0xdb }, + { 0xd009, 0xdf }, + { 0xd008, 0x80 }, + { 0xd008, 0x00 }, + }; + + unsigned int pval; + int ret; + u8 div; + u32 pcr_m; + u32 pcr_k; + u32 pcr_up; + u32 pcr_down; + + /* DeSSC PLL reference clock is 25 MHz XTal. */ + ret =3D regmap_write(ctx->regmap, 0x8226, 0x20); + if (ret) + return ret; + + /* Prediv =3D 0 */ + ret =3D regmap_write(ctx->regmap, 0x8227, 0x40); + if (ret) + return ret; + + if (mode->clock < 22000) { + ret =3D regmap_write(ctx->regmap, 0x822f, 0x07); + ret |=3D regmap_write(ctx->regmap, 0x822c, 0x01); + div =3D 16; + } else if (mode->clock < 44000) { + ret =3D regmap_write(ctx->regmap, 0x822f, 0x07); + div =3D 16; + } else if (mode->clock < 88000) { + ret =3D regmap_write(ctx->regmap, 0x822f, 0x06); + div =3D 8; + } else if (mode->clock < 176000) { + ret =3D regmap_write(ctx->regmap, 0x822f, 0x05); + div =3D 4; + } else { + ret =3D regmap_write(ctx->regmap, 0x822f, 0x04); + div =3D 2; + } + + if (ret) + return ret; + + pcr_m =3D (mode->clock * div) / 25; + pcr_k =3D pcr_m % 1000; + pcr_m /=3D 1000; + + pcr_up =3D pcr_m + 1; + pcr_down =3D pcr_m - 1; + + pcr_k <<=3D 14; + + ret =3D regmap_write(ctx->regmap, 0xd008, 0x00); + if (ret < 0) + return ret; + + /* 0xd026: pcr_m */ + ret =3D regmap_write(ctx->regmap, 0xd026, (0x80 | (u8)pcr_m) & 0x7f); + if (ret < 0) + return ret; + + /* 0xd027 0xd028 0xd029: pcr_k */ + ret =3D regmap_write(ctx->regmap, 0xd027, (pcr_k >> 16) & 0xff); + if (ret < 0) + return ret; + + ret =3D regmap_write(ctx->regmap, 0xd028, (pcr_k >> 8) & 0xff); + if (ret < 0) + return ret; + + ret =3D regmap_write(ctx->regmap, 0xd029, pcr_k & 0xff); + if (ret < 0) + return ret; + + /* 0xd02d: pcr_m overflow limit setting */ + ret =3D regmap_write(ctx->regmap, 0xd02d, pcr_up); + if (ret < 0) + return ret; + + /* 0xd031: pcr_m underflow limit setting */ + ret =3D regmap_write(ctx->regmap, 0xd031, pcr_down); + if (ret < 0) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_dessc_pll_reset, + ARRAY_SIZE(lt9211c_dessc_pll_reset)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_pcr_cali_seq, + ARRAY_SIZE(lt9211c_pcr_cali_seq)); + if (ret) + return ret; + + if (mode->clock < 44000) { + ret =3D regmap_write(ctx->regmap, 0xd00c, 0x60); + ret |=3D regmap_write(ctx->regmap, 0xd01b, 0x00); + ret |=3D regmap_write(ctx->regmap, 0xd01c, 0x60); + } else { + ret =3D regmap_write(ctx->regmap, 0xd00c, 0x40); + ret |=3D regmap_write(ctx->regmap, 0xd01b, 0x00); + ret |=3D regmap_write(ctx->regmap, 0xd01c, 0x40); + } + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_pcr_reset_seq, + ARRAY_SIZE(lt9211c_pcr_reset_seq)); + if (ret) + return ret; + + /* PCR stability test takes seconds. */ + ret =3D regmap_read_poll_timeout(ctx->regmap, 0xd087, pval, + ((pval & 0x18) =3D=3D 0x18), 20000, 3000000); + if (ret) + dev_err(ctx->dev, "PCR unstable, ret=3D%i\n", ret); + + ret =3D regmap_write(ctx->regmap, 0x8180, 0x51); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x863f, 0x00); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x863f, 0x01); + if (ret) + return ret; + + ret =3D regmap_read_poll_timeout(ctx->regmap, 0x8640, pval, + ((pval & 0x01) =3D=3D 0x01), 50000, 250000); + if (ret) + dev_err(ctx->dev, "Video check not stable, ret=3D%i\n", ret); + + return ret; +} + +static int lt9211c_configure_tx(struct lt9211 *ctx, + const struct drm_display_mode *mode) +{ + const struct reg_sequence lt9211c_tx_phy_off_seq[] =3D { + { 0x8236, 0x00 }, + { 0x8237, 0x00 }, + { 0x8108, 0x6f }, + { 0x8103, 0xbf }, + }; + + const struct reg_sequence lt9211c_tx_phy_seq[] =3D { + { 0x8236, 0x03 }, + { 0x8237, 0x44 }, + { 0x8238, 0x14 }, + { 0x8239, 0x31 }, + { 0x823a, 0xc8 }, + { 0x823b, 0x00 }, + { 0x823c, 0x0f }, + { 0x8246, 0x40 }, + { 0x8247, 0x40 }, + { 0x8248, 0x40 }, + { 0x8249, 0x40 }, + { 0x824a, 0x40 }, + { 0x824b, 0x40 }, + { 0x824c, 0x40 }, + { 0x824d, 0x40 }, + { 0x824e, 0x40 }, + { 0x824f, 0x40 }, + { 0x8250, 0x40 }, + { 0x8251, 0x40 }, + }; + + const struct reg_sequence lt9211c_tx_mltx_reset[] =3D { + { 0x8103, 0xbf }, + { 0x8103, 0xff }, + }; + + const struct reg_sequence lt9211c_tx_dig_seq[] =3D { + { 0x854a, 0x01 }, + { 0x854b, 0x00 }, + { 0x854c, 0x10 }, + { 0x854d, 0x20 }, + { 0x854e, 0x50 }, + { 0x854f, 0x30 }, + { 0x8550, 0x46 }, + { 0x8551, 0x10 }, + { 0x8552, 0x20 }, + { 0x8553, 0x50 }, + { 0x8554, 0x30 }, + { 0x8555, 0x00 }, + { 0x8556, 0x20 }, + + { 0x8568, 0x00 }, + { 0x856e, 0x10 | (ctx->de ? BIT(6) : 0) }, + { 0x856f, 0x81 | (ctx->jeida ? BIT(6) : 0) | + (ctx->lvds_dual_link ? BIT(4) : 0) | + (ctx->bpp24 ? BIT(2) : 0) }, + }; + + const struct reg_sequence lt9211c_tx_ssc_seq[] =3D { + { 0x8234, 0x00 }, + { 0x856e, 0x10 }, + { 0x8181, 0x15 }, + { 0x871e, 0x00 }, + { 0x8717, 0x02 }, + { 0x8718, 0x04 }, + { 0x8719, 0xd4 }, + { 0x871a, 0x00 }, + { 0x871b, 0x12 }, + { 0x871c, 0x00 }, + { 0x871d, 0x24 }, + { 0x871f, 0x1c }, + { 0x8720, 0x00 }, + { 0x8721, 0x00 }, + { 0x871e, 0x02 }, + }; + + const struct reg_sequence lt9211c_tx_pll_reset_seq[] =3D { + { 0x810c, 0xfe, 2000 }, + { 0x810c, 0xff, 0 }, + }; + + const struct reg_sequence lt9211c_tx_sw_reset_seq[] =3D { + { 0x8108, 0x6f, 2000 }, + { 0x8108, 0x7f, 0 }, + }; + + unsigned int pval; + int ret; + u32 phy_clk; + u8 pixclk_div; + u8 pre_div; + u8 div_set; + u8 sericlk_div; + u8 val; + + dev_info(ctx->dev, + "dual_link=3D%d,even_odd_swap=3D%d,bpp24=3D%d,jeida=3D%d,de=3D%d\n", + ctx->lvds_dual_link, ctx->lvds_dual_link_even_odd_swap, + ctx->bpp24, ctx->jeida, ctx->de); + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_phy_off_seq, + ARRAY_SIZE(lt9211c_tx_phy_off_seq)); + if (ret) + return ret; + + ret =3D regmap_read(ctx->regmap, 0x8530, &pval); + if (ret) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x8530, ((pval & 0x3f) | 0x40)); + if (ret) + return ret; + + /* [7]0:txpll normal work; txpll ref clk sel pix clk */ + ret =3D regmap_write(ctx->regmap, 0x8230, 0x00); + if (ret) + return ret; + + if (ctx->lvds_dual_link) + phy_clk =3D (u32)(mode->clock * 7 / 2); + else + phy_clk =3D (u32)(mode->clock * 7); + + /* 0x8231: prediv sel */ + if (mode->clock < 20000) { + val =3D 0x28; + pre_div =3D 1; + } else if (mode->clock < 40000) { + val =3D 0x28; + pre_div =3D 1; + } else if (mode->clock < 80000) { + val =3D 0x29; + pre_div =3D 2; + } else if (mode->clock < 160000) { + val =3D 0x2a; + pre_div =3D 4; + } else if (mode->clock < 320000) { + val =3D 0x2b; + pre_div =3D 8; + } else { + val =3D 0x2f; + pre_div =3D 16; + } + ret =3D regmap_write(ctx->regmap, 0x8231, val); + if (ret < 0) + return ret; + + /* 0x8232: serickdiv sel */ + if (phy_clk < 80000) { + val =3D 0x32; + sericlk_div =3D 16; + } else if (phy_clk < 160000) { + val =3D 0x22; + sericlk_div =3D 8; + } else if (phy_clk < 320000) { + val =3D 0x12; + sericlk_div =3D 4; + } else if (phy_clk < 640000) { + val =3D 0x02; + sericlk_div =3D 2; + } else { + val =3D 0x42; + sericlk_div =3D 1; + } + ret =3D regmap_write(ctx->regmap, 0x8232, val); + if (ret < 0) + return ret; + + /* + * 0x8233: pix_mux sel & pix_div sel + * To avoid floating point operations, The pixclk_div is enlarged by 10 t= imes + */ + if (mode->clock > 150000) { + val =3D 0x04; + pixclk_div =3D 35; + } else { + pixclk_div =3D + (u8)((phy_clk * sericlk_div * 10) / (mode->clock * 7)); + if (pixclk_div <=3D 10) + val =3D 0x00; + else if (pixclk_div <=3D 20) + val =3D 0x01; + else if (pixclk_div <=3D 40) + val =3D 0x02; + else + val =3D 0x03; + } + ret =3D regmap_write(ctx->regmap, 0x8233, val); + if (ret < 0) + return ret; + + ret =3D regmap_write(ctx->regmap, 0x8234, 0x01); + if (ret < 0) + return ret; + + /* 0x8235: div set */ + div_set =3D (u8)(phy_clk * sericlk_div / mode->clock / pre_div); + ret =3D regmap_write(ctx->regmap, 0x8235, div_set); + if (ret < 0) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_ssc_seq, + ARRAY_SIZE(lt9211c_tx_ssc_seq)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_pll_reset_seq, + ARRAY_SIZE(lt9211c_tx_pll_reset_seq)); + if (ret) + return ret; + + ret =3D regmap_read_poll_timeout(ctx->regmap, 0x8739, pval, pval & 0x04, + 10000, 1000000); + if (ret) { + dev_err(ctx->dev, "TX PLL unstable, ret=3D%i\n", ret); + return ret; + } + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_phy_seq, + ARRAY_SIZE(lt9211c_tx_phy_seq)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_mltx_reset, + ARRAY_SIZE(lt9211c_tx_mltx_reset)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_dig_seq, + ARRAY_SIZE(lt9211c_tx_dig_seq)); + if (ret) + return ret; + + ret =3D regmap_multi_reg_write(ctx->regmap, lt9211c_tx_sw_reset_seq, + ARRAY_SIZE(lt9211c_tx_sw_reset_seq)); + if (ret) + return ret; + + return 0; +} + +static void lt9211_delayed_work_func(struct work_struct *work) +{ + struct delayed_work *dw =3D to_delayed_work(work); + struct lt9211 *ctx =3D container_of(dw, struct lt9211, lt9211_dw); + const struct drm_display_mode *mode =3D &ctx->mode; + int ret; + + if (ctx->chip_type !=3D LT9211C) { + dev_err(ctx->dev, "LT9211: Delayed work called for non-LT9211C chip\n"); + return; + } + + ret =3D lt9211c_configure_rx(ctx); + if (ret) + return; + + ret =3D lt9211c_autodetect_rx(ctx, mode); + if (ret) + return; + + ret =3D lt9211c_configure_timing(ctx, mode); + if (ret) + return; + + ret =3D lt9211c_configure_plls(ctx, mode); + if (ret) + return; + + ret =3D lt9211c_configure_tx(ctx, mode); + if (ret) + return; +} + static void lt9211_atomic_enable(struct drm_bridge *bridge, struct drm_atomic_commit *state) { @@ -523,6 +1240,15 @@ static void lt9211_atomic_enable(struct drm_bridge *b= ridge, if (ret) return; =20 + if (ctx->chip_type =3D=3D LT9211C && ctx->wq) { + drm_mode_copy(&ctx->mode, mode); + /* LT9211C must enable after mipi clock enable */ + queue_delayed_work(ctx->wq, &ctx->lt9211_dw, + msecs_to_jiffies(100)); + dev_dbg(ctx->dev, "LT9211C enabled.\n"); + return; + } + ret =3D lt9211_system_init(ctx); if (ret) return; @@ -671,11 +1397,6 @@ static int lt9211_parse_dt(struct lt9211 *ctx) =20 static int lt9211_host_attach(struct lt9211 *ctx) { - const struct mipi_dsi_device_info info =3D { - .type =3D "lt9211", - .channel =3D 0, - .node =3D NULL, - }; struct device *dev =3D ctx->dev; struct device_node *host_node; struct device_node *endpoint; @@ -697,7 +1418,22 @@ static int lt9211_host_attach(struct lt9211 *ctx) if (dsi_lanes < 0) return dsi_lanes; =20 - dsi =3D devm_mipi_dsi_device_register_full(dev, host, &info); + if (ctx->chip_type =3D=3D LT9211C) { + const struct mipi_dsi_device_info info =3D { + .type =3D "lt9211c", + .channel =3D 0, + .node =3D NULL, + }; + dsi =3D devm_mipi_dsi_device_register_full(dev, host, &info); + } else { + const struct mipi_dsi_device_info info =3D { + .type =3D "lt9211", + .channel =3D 0, + .node =3D NULL, + }; + dsi =3D devm_mipi_dsi_device_register_full(dev, host, &info); + } + if (IS_ERR(dsi)) return dev_err_probe(dev, PTR_ERR(dsi), "failed to create dsi device\n"); @@ -706,10 +1442,16 @@ static int lt9211_host_attach(struct lt9211 *ctx) =20 dsi->lanes =3D dsi_lanes; dsi->format =3D MIPI_DSI_FMT_RGB888; - dsi->mode_flags =3D MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE | - MIPI_DSI_MODE_VIDEO_HSE | MIPI_DSI_MODE_VIDEO_NO_HSA | - MIPI_DSI_MODE_VIDEO_NO_HFP | MIPI_DSI_MODE_VIDEO_NO_HBP | - MIPI_DSI_MODE_NO_EOT_PACKET; + + if (ctx->chip_type =3D=3D LT9211C) { + dsi->mode_flags =3D MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_LPM; + } else { + dsi->mode_flags =3D + MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE | + MIPI_DSI_MODE_VIDEO_HSE | MIPI_DSI_MODE_VIDEO_NO_HSA | + MIPI_DSI_MODE_VIDEO_NO_HFP | MIPI_DSI_MODE_VIDEO_NO_HBP | + MIPI_DSI_MODE_NO_EOT_PACKET; + } =20 ret =3D devm_mipi_dsi_attach(dev, dsi); if (ret < 0) { @@ -747,10 +1489,25 @@ static int lt9211_probe(struct i2c_client *client) if (ret) return ret; =20 - ctx->regmap =3D devm_regmap_init_i2c(client, <9211_regmap_config); + if (of_device_is_compatible(dev->of_node, "lontium,lt9211c")) { + ctx->chip_type =3D LT9211C; + ctx->regmap =3D + devm_regmap_init_i2c(client, <9211c_regmap_config); + } else { + ctx->chip_type =3D LT9211; + ctx->regmap =3D + devm_regmap_init_i2c(client, <9211_regmap_config); + } if (IS_ERR(ctx->regmap)) return PTR_ERR(ctx->regmap); =20 + if (ctx->chip_type =3D=3D LT9211C) { + ctx->wq =3D create_workqueue("lt9211_work"); + if (!ctx->wq) + return -ENOMEM; + INIT_DELAYED_WORK(&ctx->lt9211_dw, lt9211_delayed_work_func); + } + dev_set_drvdata(dev, ctx); i2c_set_clientdata(client, ctx); =20 @@ -768,17 +1525,22 @@ static void lt9211_remove(struct i2c_client *client) { struct lt9211 *ctx =3D i2c_get_clientdata(client); =20 + if (ctx->wq) + destroy_workqueue(ctx->wq); + drm_bridge_remove(&ctx->bridge); } =20 static const struct i2c_device_id lt9211_id[] =3D { { "lontium,lt9211" }, + { "lontium,lt9211c" }, {}, }; MODULE_DEVICE_TABLE(i2c, lt9211_id); =20 static const struct of_device_id lt9211_match_table[] =3D { { .compatible =3D "lontium,lt9211" }, + { .compatible =3D "lontium,lt9211c" }, {}, }; MODULE_DEVICE_TABLE(of, lt9211_match_table); --=20 2.34.1