From nobody Sat Jul 25 04:54:16 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2810D3A1A35 for ; Fri, 17 Jul 2026 20:42:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320921; cv=none; b=rBCxFvET5wRlOdHdzu1lJYDDhm2Coo9wuO+erfI6fZwBsy5S48DiambS5lGBYRrxYUFYJv2s/Usi3yshS6agELpngpz88rd2M52xWjybgr4BjjgtjkDqJ2U9yz5CeEEIy+ADRhNMH5iMX/E7ON3TOFv2gnATLIZTS0awviL7sP8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320921; c=relaxed/simple; bh=9inCuGVgbyRRoULQ+mF7qHPLQIcozjf/f8dlewYf790=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bQWuWt+LYagncqqvvBUyweKGxL5wnkmSv5e5QOegFui9yEvWo+e7djQqeVuxTKeyigxOB7H/4IV2RH1rVSEkntIc5zvlATnXTAzVXLLzPASnFiweIjIAXsr+UhbgN6VubHkDM19ch3JBDIOYClrooFYBEzGqlekozS/l9hFc3k4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ZHl6nAEW; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=CmwmrwYI; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ZHl6nAEW"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="CmwmrwYI" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66HJtaQr3901635 for ; Fri, 17 Jul 2026 20:41:59 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= hj9k/hn+4mYiUHK6HA/S0PAPXL5EHORkZMZGm7VAmsA=; b=ZHl6nAEWI3hupkUA RSklRR+dgpPQifepZ+uCiNbc/lwwhV9sXYZ2JsPr4nannzsEyudc3hLYcZ+dKuRI fsH7hrYvDaOmeHqRN1YgIx80p6Q1rdI9yjYvdZ7a2Caa4fh6CyjWvxPOeT5yDVUz o+sUhfF6o3IAP6Pvq5sd8se77yVU6+f6JMM6yQZFTJFbeCDZ+k2zsTVUg3HZ7YA9 /PwO/Bm1jSfoKDJIZhaWnAQQaxb1nQgF4ZC56/+hAtxgr7QpR0nfmWdxqkUtSIfu pgcSIm/DOf1yW2S3XozgVCwOiUlQWF8VRSqIANpYJCMuvARJFOa0zxa3yQqytlRF GZzmvQ== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ffqvf8ybf-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 17 Jul 2026 20:41:59 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-38e475f83a2so2113450a91.1 for ; Fri, 17 Jul 2026 13:41:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784320918; x=1784925718; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=hj9k/hn+4mYiUHK6HA/S0PAPXL5EHORkZMZGm7VAmsA=; b=CmwmrwYIG2weAV8YxRQo9VFAePGd0ybe0x8NzQnfhEChpD4XgF8S8m5z7pS2COxCCi pS6KLaqsY+OzJvheMeg6iEe24++fin1SLM8WmBFSI+jy93OvBcq+ybVfQzgxpaPmAo+M 7zpJ5f7hEKmmRJt65SNyg1DFF3PzD5pD8HlgodVnvz73JejaDCg/JsdrvEQ+Fl2C16RM Xi8iAXchNhl+Y/MahMGYr2VreTuS2Z84iMj1mZAYdPKeK5VHTYU9fB8glu9vr1yN6o35 7i8Dmd/N7whHgr12/FY1wkbyr16uNDzhmAoBedA1nmEW/anGODAqomTioLHmPZ8oHLP6 nGbg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784320918; x=1784925718; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=hj9k/hn+4mYiUHK6HA/S0PAPXL5EHORkZMZGm7VAmsA=; b=kBYQce0A4Nii+sqUOxRZqgjWCYHPzeG4L3KDnyVDSYgx7nhSdPmdSjTPG8OjBlLgx3 B6e2fymZlz5r6PMRtLfcm5zcU+fbyqswa5bDWuPZj9bBYmbz3lordE7fpp+4K0LHUX7O 9TjZm0NH9OCkdmqZSJWBOgMz7/BMHrIgNWiRk9jtGTh2xqURnAS/IwtoCevnU8t/pnNo 43lkuyJc41OK5mz/Ebq7N1v7OfhN95PMB3ywU+1EP5SPu/EDUm/8SqJ0i8sNCbFpxTdv 9wbhjAkCpcgMBinpn6C4XbIxjemSDY+TetsCey+IjAvVrjefE7IzGlnOfNVk+DhaD91R DLMQ== X-Forwarded-Encrypted: i=1; AHgh+Ropvzb4ErMUXxr3FXslAjNhBJEnqPD8CNgZ1vOApyE/oAs4mvG2gF7AHXiU06JS9pO7HzaORmJz/yjil9U=@vger.kernel.org X-Gm-Message-State: AOJu0Yw4aYlaiVwzD+HKrUNv/pAq+rbPRFlgPP/OREB4ZpC0euns/J0I m5uK/K05NtzHH152k7Bz4f5IragMjmPIuC07HwjBgefeY19fjIP5b1xEvagt0QTxU4JWmmyMyjY PBUCXya5Pg8y9O2BhtN5JBmcGtPtXibnrkIlferjJWjSXVDvEE63QNNnfafzQoyo38Vk= X-Gm-Gg: AfdE7cmMXWDJRIkVlaRxRao/f9anzwtUx7ic2vbpzqGkAnyMA5IRdhI9bpLqcdoG8Sn Y0aOjyPIL66wPfJ6w66klVhdDkpIEAzmsWlZ4qs1AH4BfMnT0JdpuVUPQWp0huJ9NIGfFg2vGtw fjNO8Un2xtgRTi17jnV0SB6fvqvOUPcRL/7dfc4Q+lf3Smp3bnAudvkSfl14yYGHyZUWcpgIaYn YNgAtp7vA9AAlzJItKLk0HpvEqwcBtDdRmgPQUFjM88SC9B7S3LDGWeWZdnBQxbOeajaiErdvbC IHtXbmcVjpbX+jmicfExS6YhHDs/PLYBgGopvUCfzDmJmHtPBYYesg8tlQTq9Lp4Y0XvQiMTp0u iaZfwtCNY6b8CYXKxYKz+Y6yU X-Received: by 2002:a17:90b:4c8e:b0:38d:a8be:a592 with SMTP id 98e67ed59e1d1-38e4b43cccamr3944738a91.19.1784320918488; Fri, 17 Jul 2026 13:41:58 -0700 (PDT) X-Received: by 2002:a17:90b:4c8e:b0:38d:a8be:a592 with SMTP id 98e67ed59e1d1-38e4b43cccamr3944683a91.19.1784320917831; Fri, 17 Jul 2026 13:41:57 -0700 (PDT) Received: from hu-akhilpo-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3142a1e348bsm11322997eec.25.2026.07.17.13.41.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2026 13:41:56 -0700 (PDT) From: Akhil P Oommen Date: Sat, 18 Jul 2026 02:11:26 +0530 Subject: [PATCH v2 1/9] drm/msm/a6xx: Fix RBBM_CLOCK_CNTL3_TP0 value in a730_hwcg Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260718-eliza-gpu-v2-1-64379dbebd7a@oss.qualcomm.com> References: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> In-Reply-To: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> To: Rob Clark , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Will Deacon , Robin Murphy , "Joerg Roedel (AMD)" Cc: Puranam V G Tejaswi , Abel Vesa , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, Akhil P Oommen , Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784320899; l=1299; i=akhilpo@oss.qualcomm.com; s=20240726; h=from:subject:message-id; bh=7exucDpQz56UUOX/GS72C0Nnz1GCp2aiTngaIPcMmkY=; b=59JZ+AiPbO7Um2ErH7yj1zS6z8HAFQqgcXTIpwOre8CaO2cTECbjzx98rAS+Oug8orhhgR49a K3NAhQOAEYCBdkiHjRWR8HaW5ARAVWD3vALuGFL4Nw0BCXXBQAVBjGF X-Developer-Key: i=akhilpo@oss.qualcomm.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-Proofpoint-GUID: Gaccj16Es02fbquY06EIIhXZiXS8rKwQ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE3MDIxMiBTYWx0ZWRfX40zdWl6m5466 HLH9WwnpVDBCKParKXXe3zx9/TBwSrcuvhz64hoTi7EogCbv6MPGF2cxn9rfL6nND3v73A88ouK qWLQy8vvhAs1qvB7y2P2qRFi1MhmM2v+AOBDUPlcfeczx4mNqoZ0QMi4jrH/Gd4oH7sA1GuKFu8 tbWhVigiBK3M3AcAru1vAhK20nTSDJn83+hD+6PPMiGAqKzNLTGEADbbLycVwc1UsLuOowECX7s 8KK4m43rbmMVBAOJW+mvNS8NCZz0KTXSWZQr40LoA7g9KE3iHzb6lx5ai5rd0P7YPqwcphsXzix JagERqczTHIWKPbWwLkxbftykHdlLPsqvTqHqAjsNR3D9owbaIfX8WgIJpOgilxndluPZ9rMS4g 7x4LwF5Tm5pgTKW9UgIlqwtaiJPHRi5FyWJHL9fWTMCd281u8A0FZBLiEdoQEC3eka9bJer8O2u BmPcFVq9zZOPGUmKhhA== X-Proofpoint-ORIG-GUID: Gaccj16Es02fbquY06EIIhXZiXS8rKwQ X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE3MDIxMiBTYWx0ZWRfX2EbDpQFJPUFC vUDCQlL3fAo8JTVWQ13ZsR/rXu32W0DTmOUaXBUVwHv7HCLbQGOUAtj2k1H4CIigvcVCHPUZ1bO 4aiMHJzFbl3X3nW6Gh1uhav6GEMxeoo= X-Authority-Analysis: v=2.4 cv=OPMXGyaB c=1 sm=1 tr=0 ts=6a5a9397 cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=Vf0ozLlH3VOCCO7dkaEA:9 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-17_06,2026-07-17_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 lowpriorityscore=0 clxscore=1015 priorityscore=1501 malwarescore=0 bulkscore=0 suspectscore=0 adultscore=0 phishscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607170212 From: Puranam V G Tejaswi The RBBM_CLOCK_CNTL3_TP0 entry in a730_hwcg has bits[19:16] set to 2 (clock gating enabled for that TP0 stage). As per the latest recommendation, clear this nibble to disable clock gating for this particular stage. Fixes: 9588d2f860a4 ("drm/msm/a6xx: Add A730 support") Signed-off-by: Puranam V G Tejaswi Reviewed-by: Konrad Dybcio Signed-off-by: Akhil P Oommen --- drivers/gpu/drm/msm/adreno/a6xx_catalog.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/gpu/drm/msm/adreno/a6xx_catalog.c b/drivers/gpu/drm/ms= m/adreno/a6xx_catalog.c index 3e6f409d13a2..a98d550b72d0 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_catalog.c +++ b/drivers/gpu/drm/msm/adreno/a6xx_catalog.c @@ -1199,7 +1199,7 @@ static const struct adreno_reglist a730_hwcg[] =3D { { REG_A6XX_RBBM_CLOCK_DELAY_SP0, 0x00000080 }, { REG_A6XX_RBBM_CLOCK_CNTL_TP0, 0x22222220 }, { REG_A6XX_RBBM_CLOCK_CNTL2_TP0, 0x22222222 }, - { REG_A6XX_RBBM_CLOCK_CNTL3_TP0, 0x22222222 }, + { REG_A6XX_RBBM_CLOCK_CNTL3_TP0, 0x22220222 }, { REG_A6XX_RBBM_CLOCK_CNTL4_TP0, 0x00222222 }, { REG_A6XX_RBBM_CLOCK_HYST_TP0, 0x77777777 }, { REG_A6XX_RBBM_CLOCK_HYST2_TP0, 0x77777777 }, --=20 2.54.0 From nobody Sat Jul 25 04:54:16 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CCBDD340286 for ; Fri, 17 Jul 2026 20:42:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320930; cv=none; b=YUH7ahEyIMxn8hV19rp73Q9Eg6tb/KOwH1//j7t6hf6JkMiwHl9QYUrGX4HsoWxxNR0kcGoPP3wJioToSMrmkHbRx3U+dVswTnEpcYxgU8Pi65hUNc8D5isJ4a9DkQQCLsB8Kp3je4OKfdO92EeR58zuaazZLV1LfQV+0TDDvy0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320930; c=relaxed/simple; bh=OTjz/hUYsdXL1nGMP1P88FY2BvXLf3kfPOscxh457b4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=IT54iu4+0XGsJHvgKL6KWmQfe/9+My6JkEl7y0KsW343BX967kXKAyKW/pQP+/M4Eo/JpNdm/eF/I2dU+j8y0HB89RWIUBWq2TaPiSqoL1XjKSh8j1LS+d8D6VzpS1gGfJz+rn4f9on4G63DMSL6FdbSpvdQ7ZoGykN62ysYk0I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=F8KWpHMR; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=cHL2Z92c; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="F8KWpHMR"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="cHL2Z92c" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66HJtaQt3901635 for ; Fri, 17 Jul 2026 20:42:08 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= HEJ0uZQVI09LETC6xozJYzAod+qX4DJ0MzQIJLZn12I=; b=F8KWpHMRjsjMPMsl iZCB39fkxhgaevrxxSw/OnsjJu9+UxkQXWwyBPOT+jkzHSgljNuwfR7rUYwSxqBj 97ZmV+/G7hGE5Xy3FoeF2vRifP56AW3n4++Q6qbFuWC9LZDrXBRmsdvMY9Y3m/3W JTladnYYNU26T2lZCh4aEjapaV/kTGlnmi8WGIEIlYuvhEiwWdNvxFT/fmuhoQu5 HNiMz5Mxfl8UV9xci0w+ayfeCtSJ68XMLnAeCljwOQ6KhI7Oaqn3rihx1GWzciVU MMb8dhXBsTpKqwWFXnYvm/VipgnF/2ly2maxApBLr7xG32iInLxmzEiovSZ8DRVz Ih6oew== Received: from mail-pj1-f69.google.com (mail-pj1-f69.google.com [209.85.216.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ffqvf8yc4-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 17 Jul 2026 20:42:08 +0000 (GMT) Received: by mail-pj1-f69.google.com with SMTP id 98e67ed59e1d1-37fca5f21b1so1654984a91.0 for ; Fri, 17 Jul 2026 13:42:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784320927; x=1784925727; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=HEJ0uZQVI09LETC6xozJYzAod+qX4DJ0MzQIJLZn12I=; b=cHL2Z92crkdvNhfwNdrx4OH5AQ2qI9zJaCWWLyRtNsx/5dn51vxA1JqOcgLi1lL26z dwe+JbOxVK4JREuo9kxRwwnv8QRQezR7Bz/mNud6gYtk+VKIw0/WqeJIYgDO73CbmQJi Qx9ynj47KxuLtWpmuLGpVkL8Qar6ghm+4qqPkRj1SPu9XYkuoG2ObbLELN1nK+6qCPLy LVaIhuWCROfHitKGAsbxVvtfSnCPc24YDC3N8YFmk2D7EZGIcbpbB59DHShihh6cbdvC 45GMH8Uvlf9PtpRLkPMlWFshiWUzqx7endVwEJx+12cOiIMtyLBYK8raJfqktMReMQ5t wZrQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784320927; x=1784925727; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=HEJ0uZQVI09LETC6xozJYzAod+qX4DJ0MzQIJLZn12I=; b=SQPoOV1K7b2fzP0ehOh+iUdVV41LjcLNuOlB4j/lpk8p4jHA/+sMyh9SrKYgjIH5SB QJdXUgRNIhPlBmvO0CLGWvHjOpymE0SmIsz1Kz1L88twhNEgu9QL5QGjr8ZGt3ylPFcX g/OEck9+kiUoowUMdhXuPQrZdXCtS08tRmqk2BW5JIyyh9PKheP0bNWDIVkpH9EMGGBl n6ZNCUWUnSm1idSDn8DqNzLLCg5nKAiCOjzeZUEq52nad2ei0CIPGkAPQIhf47F4ucAf NHkkpOlNXXjAeYNz1nsZHcM/uS0gtFgV9ZlXiuQhCRVeZJHlNpe1czxEvncIborcF5yr XpwQ== X-Forwarded-Encrypted: i=1; AHgh+RrxBr5R0B+xNaLiLA6wmv8/Je6zyXI+Xlke4DURgFFD/IlmwCc3ObsmehdtRTKDemkXN9ieaw9paXY285o=@vger.kernel.org X-Gm-Message-State: AOJu0YzJWpWD8Rj8w3iqgTJ/gk7R30Kvjk9MDdQnz+dzzBUo3qa1eFsM NVp+m92kL7cRBl/qw4LOQWCyG2Km7Pgl1t3v6qO4wpHxMdT65SeFU6BOeHcjr2gOkfM0ImFAgD8 o8LRwlQurzHfDc3wKekN7r7GgxTcLHNgM3kGBBHqwPPlIZ8TM/fyWd8Tbs+A7igToi8Q= X-Gm-Gg: AfdE7clx39yBQGUdpDKx+R/Nlw+wQdn+WRPuQ7FdTsHJU8oyNQJtg5BHJoIjcKzb4t7 lriKQNqNVaBbR45Piip35MCfLAaQnmhin9BYIMc6clrAMFFwjxDxTFCkv9SLBlFFG6qsYb1fHaz hL9QaG/jhB9uIVwVehqwx0S5J9rjqj74PvlUQaRycj4uOGGAllpf5E6DCH10h8qo45txfCUmQcT cvjFN9YMO9TWswOMqreKSrnwfrnshftaEjEZO35uyeOk7L9WJmvCQ22dHJYKAkNjwqaeSVwubZY pzZ7AkYa03TJnDeDUWF4kg4LC+qyMOD7gEdaTczMubJO1K5rzHneo7NRdnFH+2aruWzpfNE+gwu 2QdcLt8c+AfQA1Xjpbe3hmXXW X-Received: by 2002:a17:90b:540f:b0:37f:e5b1:ec4b with SMTP id 98e67ed59e1d1-38e3d163538mr10090676a91.5.1784320927535; Fri, 17 Jul 2026 13:42:07 -0700 (PDT) X-Received: by 2002:a17:90b:540f:b0:37f:e5b1:ec4b with SMTP id 98e67ed59e1d1-38e3d163538mr10090626a91.5.1784320926891; Fri, 17 Jul 2026 13:42:06 -0700 (PDT) Received: from hu-akhilpo-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3142a1e348bsm11322997eec.25.2026.07.17.13.41.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2026 13:42:06 -0700 (PDT) From: Akhil P Oommen Date: Sat, 18 Jul 2026 02:11:27 +0530 Subject: [PATCH v2 2/9] drm/msm/a6xx: Rename GBIF_CX_CONFIG to a A6XX- variant register Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260718-eliza-gpu-v2-2-64379dbebd7a@oss.qualcomm.com> References: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> In-Reply-To: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> To: Rob Clark , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Will Deacon , Robin Murphy , "Joerg Roedel (AMD)" Cc: Puranam V G Tejaswi , Abel Vesa , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, Akhil P Oommen , Dmitry Baryshkov , Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784320899; l=3230; i=akhilpo@oss.qualcomm.com; s=20240726; h=from:subject:message-id; bh=OTjz/hUYsdXL1nGMP1P88FY2BvXLf3kfPOscxh457b4=; b=arW5LOtnhsz7GNASG3k6T6849UaVGE8SxWpxFRJrV5xGwidmIhco5hKA79Zbb2P93PIK0zXO5 NW9ANLNRiHjBZZmVwziWRlZIJZJK1ayJsn7ebxeRUw+CxcdiSQZwX1A X-Developer-Key: i=akhilpo@oss.qualcomm.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-Proofpoint-GUID: giAEgq5GwJnjKl8ge0VpDHU3P6ROokTL X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE3MDIxMiBTYWx0ZWRfXzYBaBtpNyOQl YwTGjLlSBN2WWYUwVSccYJaafQ77wC9hhJnqMXlGH8Ns457xnDHIjWKt6ONhM71I5JJX/crpNfI C/L8uI4DkHfcYZGu4yiVhahJZHwKfQ/QAY3GwkKHO+DFLf946nkd8/8zVp5pZdLyG1++DFroH/M XtrQb4VpnqCDAfnPbQ2z0vMk8QRz7PaYAp75izgh5kZwcTR43tnwXmEGEm4/StwGq9FK78FtX3s iKUQ0anu9Lg3624ybma+4RDlsBv2nULCIoSB/lMFvXFe+v1qi5u5CvrQUxQcoNRVPeCqdlfWhWc rgJTVkMl6H7OIBKIN8XnIKIosR78D9HjUkn9j3njIOpz/3VCMaLXLU2F5Zs2RrhfNCyPeZSX5qN pNxek3RSQZJ7UgF7tb8U1hBg941dHYS59FEso6U5ZYoJ4rs+X95cZ3IpGgu/e/zNmxqOs0N5McM ssrZM/qkTojj5aHTskA== X-Proofpoint-ORIG-GUID: giAEgq5GwJnjKl8ge0VpDHU3P6ROokTL X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE3MDIxMiBTYWx0ZWRfX9ZXUOhsTqJ17 bq5CWNCQWR96kDf9/W2wUXy6wLHy6CX4tM9MXOID8YfUQwBbT7VKVimvsseRacQYC7iZkf3XfL6 wcloT2nazes4JZ3qJhS2g+PUMnJ9qGQ= X-Authority-Analysis: v=2.4 cv=OPMXGyaB c=1 sm=1 tr=0 ts=6a5a93a0 cx=c_pps a=vVfyC5vLCtgYJKYeQD43oA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=W9u8H8Hp_niEWJubwdoA:9 a=QEXdDO2ut3YA:10 a=rl5im9kqc5Lf4LNbBjHf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-17_06,2026-07-17_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 lowpriorityscore=0 clxscore=1015 priorityscore=1501 malwarescore=0 bulkscore=0 suspectscore=0 adultscore=0 phishscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607170212 The GBIF_CX_CONFIG register exists on GPUs prior to A8XX (it is used on A722, for example), so it should be tagged as an A6XX variant to match the register spec. Widen its variant range from "A8XX-" to "A6XX-" in the register XML and rename the generated macro accordingly at all existing usage sites. Reviewed-by: Dmitry Baryshkov Reviewed-by: Konrad Dybcio Signed-off-by: Akhil P Oommen --- drivers/gpu/drm/msm/adreno/a6xx_catalog.c | 2 +- drivers/gpu/drm/msm/adreno/a6xx_gmu.c | 2 +- drivers/gpu/drm/msm/adreno/a8xx_gpu.c | 2 +- drivers/gpu/drm/msm/registers/adreno/a6xx.xml | 2 +- 4 files changed, 4 insertions(+), 4 deletions(-) diff --git a/drivers/gpu/drm/msm/adreno/a6xx_catalog.c b/drivers/gpu/drm/ms= m/adreno/a6xx_catalog.c index a98d550b72d0..4b68416e4d05 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_catalog.c +++ b/drivers/gpu/drm/msm/adreno/a6xx_catalog.c @@ -2180,7 +2180,7 @@ static const struct adreno_reglist a840_gbif[] =3D { { REG_A6XX_GBIF_QSB_SIDE1, 0x00071e20 }, { REG_A6XX_GBIF_QSB_SIDE2, 0x00071e20 }, { REG_A6XX_GBIF_QSB_SIDE3, 0x00071e20 }, - { REG_A8XX_GBIF_CX_CONFIG, 0x20023000 }, + { REG_A6XX_GBIF_CX_CONFIG, 0x20023000 }, { }, }; =20 diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gmu.c b/drivers/gpu/drm/msm/ad= reno/a6xx_gmu.c index 2e5d7b53a0c3..4a3c8dc8bb88 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_gmu.c +++ b/drivers/gpu/drm/msm/adreno/a6xx_gmu.c @@ -1032,7 +1032,7 @@ static int a6xx_gmu_fw_start(struct a6xx_gmu *gmu, un= signed int state) gpu_write(gpu, gbif_cx[i].offset, gbif_cx[i].value); =20 if (adreno_is_a8xx(adreno_gpu)) { - gpu_write(gpu, REG_A8XX_GBIF_CX_CONFIG, 0x20023000); + gpu_write(gpu, REG_A6XX_GBIF_CX_CONFIG, 0x20023000); gmu_write(gmu, REG_A6XX_GMU_MRC_GBIF_QOS_CTRL, 0x33); } =20 diff --git a/drivers/gpu/drm/msm/adreno/a8xx_gpu.c b/drivers/gpu/drm/msm/ad= reno/a8xx_gpu.c index 9e44fd1ae634..6a75bfb6cec1 100644 --- a/drivers/gpu/drm/msm/adreno/a8xx_gpu.c +++ b/drivers/gpu/drm/msm/adreno/a8xx_gpu.c @@ -228,7 +228,7 @@ static void a8xx_set_hwcg(struct msm_gpu *gpu, bool sta= te) * GMU enables clk gating in GBIF during boot up. So, * override that here when hwcg feature is disabled */ - gpu_rmw(gpu, REG_A8XX_GBIF_CX_CONFIG, BIT(0), 0); + gpu_rmw(gpu, REG_A6XX_GBIF_CX_CONFIG, BIT(0), 0); } } =20 diff --git a/drivers/gpu/drm/msm/registers/adreno/a6xx.xml b/drivers/gpu/dr= m/msm/registers/adreno/a6xx.xml index 3349c01646e1..69dd0446f8d2 100644 --- a/drivers/gpu/drm/msm/registers/adreno/a6xx.xml +++ b/drivers/gpu/drm/msm/registers/adreno/a6xx.xml @@ -1268,7 +1268,7 @@ by a particular renderpass/blit. =20 - + --=20 2.54.0 From nobody Sat Jul 25 04:54:16 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 992BB3A1A35 for ; Fri, 17 Jul 2026 20:42:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320942; cv=none; b=D9Nhw1jWZVEldhOQmXTSvqdy86o2KQwoY0TOOa3YgA5CEj2RL/JhlZUQwbFCJFTJuSP9oVImqFg8Vi+mbv57Tf9mx/yIfJivJyZ6ahGswuACEqXseFgneCSK1B3SpBqoQdjG4/83GEo0JDwSSSl70DQ018itNczTFQHMMPFXM2Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320942; c=relaxed/simple; bh=ORuJoAoettsQm9dY3C70D1HHQExfcfjXXumBcgpKzYE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Z6izVEI0w3gaJU2N0hcqW6l5tsezpS9dFkgOWcU/KzCtdgBdP/1z5q1eVsP+cpUYudghNLoCge8PUgF1xAPi/9XSkot19ZQY/caP28w2uTbtoa7F7Cm9FS6+bbtKdqWIaSYIVWDdiVGU233SpaDTU4SJtC1uKUZFMGN/knw8Vcw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Q+qcSSg6; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=AvbPxN2I; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Q+qcSSg6"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="AvbPxN2I" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66HJtXrk2906367 for ; Fri, 17 Jul 2026 20:42:18 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 8GdHObSQMDYkUt+upRu+wEdB3PXKFkB5YG0odHh404U=; b=Q+qcSSg6/BBs4X6M Sz9VqQRFRwisd9ZcEogWLwJY1i8QfNLBEXoxeKzCcpnlTOwZ2domwqYxOQMJ5vUp YI6Cn3xgNWNlyan0iA8GinOxsImWOOWcItga2rwscNMBE7n0WCTpjxhcNxJQjh4e VDnfCGnr2BdfdtRvxrK3nsFa+wdXz26VwpshquPb1ZSBF8lfY2Idh3IwnBN9G9Kb ETYqUKJJerZg6Uhekc32gKR+ZohWuZf8zYVoIpMwmnn4gXCCr++fhQuZcXDuFaDn P2Y57mmlDrpkDmWpwIJU4cfXXi/o6V9jEA8yGrzzAYohtZvubUargeAJarIIJ4Aa yWoVhA== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ffrsq8qhg-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 17 Jul 2026 20:42:18 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-384419c6c74so10454734a91.1 for ; Fri, 17 Jul 2026 13:42:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784320937; x=1784925737; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=8GdHObSQMDYkUt+upRu+wEdB3PXKFkB5YG0odHh404U=; b=AvbPxN2IPAQb8SPrSc0ACDGazaKUQf2VVfColI/xpp1Ll1ypWybdQLwA5opNEcv1Sq xd8530r+ZOG8mI2oHMGF0AUaUvmMFI1KCz0eJlqq8foWI8q49T+/OsmjiYVPU+Tvyg67 RWXUTxs47RatExjINbDLY9XXMLwU65ol0Fl3+gXGjtkqeFKHacmyyzCZDbZ/s1ukG2P5 XtduvNE89Jf3YP2luZzfGDLeUiwHT/7TnnSBYI9/zXm44zOaaaNbJTfO8QpZ75wxbN+7 ksLOAKd5H5Tbr+sHoxK61LQTzWvQPgmQ650GnrtmzvkT/Y1LOuEcyzmkxraFHZ5jaTVP RLHg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784320937; x=1784925737; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=8GdHObSQMDYkUt+upRu+wEdB3PXKFkB5YG0odHh404U=; b=V1HLtiofinCwhbQwsf41bOvi0kNKCkvi5dj41I7qgeeOXW5hzyLqn0sR9QhmGRzaXO dwQZFaTylPoYyzGDAic21mGUBePZAEyE5K7jPAddgOxUjRwBcvEuz1JPJFgc8sBtVEA2 EmnX7dphxIcyflgleJ7rdIxGeLH6wBajTH/Fr4dOiejK3QN0Di5/zuwDtwrPHc5j7OoJ mummbd6oXJk6v1UqT69lgNRyhj6t4wfCPjXIX5gIJKIU8ZZm2lwM0mVX4wyKabhlQNHR ap1N8OS5v9AGcwvu1LH9QbT55qJ8qvlx3t2eokZ5zY6j1VLxagguLwSMt2FWDVIvQc/J Vm6A== X-Forwarded-Encrypted: i=1; AHgh+RqvWAIHi+mbp0Tw7bRiNP/JoqYdW28X2of6KK/LRdGN3+gDedcQ7GgXK5VjOPBCVYDLbJVnMCs7jpiYRr8=@vger.kernel.org X-Gm-Message-State: AOJu0YyIU4ismh9zY4LDbGclX1ZmZcDdOOnmgUBAvLbycOpNUB7JRgVz mXI2HTmn03WKoVO/JMERDps0J/mmuh7djfKCz2qsShy+FXK77j6rPKNBh/KBt69zWdHyLZBwhni C30mZuq+UmaZXbvTsvZAcWyaxkvRj68Bpyh2o/orkdJPksG7FVV4yyN3XH4I6hGjdVUs= X-Gm-Gg: AfdE7ckvUjGXpdHrQRkuyWvJwmLP8wEy7XASACWJWPFY22LhNDQfkZXcgL1TKGrue4K 8BUpHcQh+CTtPOKkFLJwguxcSMbDrOyRsSDkB0J/fx1rvInqi5ihnyvDY8zPhmYbCe69Is9B5PQ zaYQO5M9bSclbqy5aly8yoNckhmauZ8hAYvqEoiie3WcfOj4zwJ774n3CjjLdECWVHSFfzHS5SL xtHnGP0oZh2uNJOBvzML1HZmM9o2lt9EcZBcYjpHKAI9U3rrmsG1Fe/F+sh5O+/Kl8m6WMcejrY et0hwWWILHZTTt4HBnToiK5Qkj8i+ffZ/1gJXWebGTwa4+SCIAFCxQat9hUYRunzJmpztK7+SN3 Hxx9nGLDlVDwcjizPRnMbZLFY X-Received: by 2002:a17:90b:2f8c:b0:38e:4b71:8b0 with SMTP id 98e67ed59e1d1-38e4b7108fbmr4581718a91.25.1784320936704; Fri, 17 Jul 2026 13:42:16 -0700 (PDT) X-Received: by 2002:a17:90b:2f8c:b0:38e:4b71:8b0 with SMTP id 98e67ed59e1d1-38e4b7108fbmr4581665a91.25.1784320936040; Fri, 17 Jul 2026 13:42:16 -0700 (PDT) Received: from hu-akhilpo-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3142a1e348bsm11322997eec.25.2026.07.17.13.42.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2026 13:42:15 -0700 (PDT) From: Akhil P Oommen Date: Sat, 18 Jul 2026 02:11:28 +0530 Subject: [PATCH v2 3/9] drm/msm/a6xx: Add Adreno 722 support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260718-eliza-gpu-v2-3-64379dbebd7a@oss.qualcomm.com> References: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> In-Reply-To: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> To: Rob Clark , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Will Deacon , Robin Murphy , "Joerg Roedel (AMD)" Cc: Puranam V G Tejaswi , Abel Vesa , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, Akhil P Oommen X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784320899; l=38054; i=akhilpo@oss.qualcomm.com; s=20240726; h=from:subject:message-id; bh=dGQDlJzWbaCq9nF8A+/XXH+++kDnm7GdqDxAqhMdbBc=; b=/NYqcvxQwtHXrMWJDtgikGDn6x4VsgsKPOoGb4BYzc3rOK/aNsPObrP44EFEqCtYMK+w0Pti5 U11yZBsGPQKB7QEWeDToxAWXxsK2SSVDRVe9SzXVZLIqkIdAOfFBcYy X-Developer-Key: i=akhilpo@oss.qualcomm.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE3MDIxMiBTYWx0ZWRfX/3ybQj0cicqn KkLjAuPPWTTPSWnS2gF7NwcE/CMQwZ8b1ftqzEES55TP62yp/kyyPdrhfyu+mlqotstEw+ZSVeX bkghDEyP0kqM/X86GmUPS71SWLUs1Os= X-Proofpoint-ORIG-GUID: 2S7_13bJmSIpu49DIwONAp00cECWQr50 X-Proofpoint-GUID: 2S7_13bJmSIpu49DIwONAp00cECWQr50 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE3MDIxMiBTYWx0ZWRfX3ykUqrMVn2kU 0KCe+wTIgpdzy7lQolXWBMzrJiGoXBiGVd6hWUD7Pw4zv6IYGvgaQ6WkIoLcExq73K70cuItSug ELAVPUa0Cm4n74NNQk9LCq3Q4OICj4haFkonymdr8MQxs2e6Ea+ZLqYYxooThHHkqKAb5akvG82 LLurAuIonU5YW7fwDpcdaufJSgSmnXdTVPXulCUV+XcRB/VXWmtvhvWz/0Y/2IctbqxrltchdG4 wSgLEwJGVATBdmLN4p7VJsCNqXrg5zJLzWfz5+sd6GGOhhYZ+HlfYSzNUR90T/cjlXOhSsH4sHN ZHUSL5BTqJfVs3QHDQInCuWvMAQplkKFhG/wVqwBTNjVCzpkIICTvaIFGh3W8ftkRH1f/YJBsIL JVGs6iwWmQhOtvBuAIlTRcsS+YnAWPI8u/wYbmI1cgZjgjuaQTVaZj3EERC1NuDIXKEwVJewe0p e/pr98A6xSn7rUk+HEw== X-Authority-Analysis: v=2.4 cv=OJIXGyaB c=1 sm=1 tr=0 ts=6a5a93aa cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=Q64VJQA17u1ZpEKa0AEA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-17_06,2026-07-17_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 phishscore=0 bulkscore=0 suspectscore=0 adultscore=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0 malwarescore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607170212 From: Puranam V G Tejaswi Add support for Adreno A722, a member of the GEN1 A7xx family. It is derived from A730 and shares the same IP-level configurations: HWCG registers, protected registers, GBIF CX registers and gmu_cgc_mode. Major differences include lower cache/core counts, 1MB GMEM, no Concurrent Binning & LPAC support. Some of the peripheral blocks like RSCC are from A740 that resulted in updates to RSC layout. Add a new entry to the catalog to describe the usual configuration and few additional fixup mainly due to missing CB/LPAC features and updated RSC layout. Signed-off-by: Puranam V G Tejaswi Signed-off-by: Akhil P Oommen --- drivers/gpu/drm/msm/adreno/a6xx_catalog.c | 34 ++ drivers/gpu/drm/msm/adreno/a6xx_gmu.c | 15 +- drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 4 +- drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c | 81 +++- drivers/gpu/drm/msm/adreno/a6xx_gpu_state.h | 5 + .../gpu/drm/msm/adreno/adreno_gen7_17_0_snapshot.h | 428 +++++++++++++++++= ++++ drivers/gpu/drm/msm/adreno/adreno_gpu.h | 5 + 7 files changed, 549 insertions(+), 23 deletions(-) diff --git a/drivers/gpu/drm/msm/adreno/a6xx_catalog.c b/drivers/gpu/drm/ms= m/adreno/a6xx_catalog.c index 4b68416e4d05..e6598d9ba2b0 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_catalog.c +++ b/drivers/gpu/drm/msm/adreno/a6xx_catalog.c @@ -1500,6 +1500,40 @@ static const struct adreno_info a7xx_gpus[] =3D { .gmu_cgc_mode =3D 0x00020000, }, .preempt_record_size =3D 2860 * SZ_1K, + }, { + .chip_ids =3D ADRENO_CHIP_IDS(0x43020100), + .family =3D ADRENO_7XX_GEN1, + .fw =3D { + [ADRENO_FW_SQE] =3D "qcom/gen71700_sqe.fw", + [ADRENO_FW_GMU] =3D "qcom/gen71700_gmu.bin", + }, + .gmem =3D SZ_1M, + .inactive_period =3D DRM_MSM_INACTIVE_PERIOD, + .quirks =3D ADRENO_QUIRK_HAS_CACHED_COHERENT | + ADRENO_QUIRK_HAS_HW_APRIV | + ADRENO_QUIRK_PREEMPTION, + .funcs =3D &a7xx_gpu_funcs, + .a6xx =3D &(const struct a6xx_info) { + .hwcg =3D a730_hwcg, + .protect =3D &a730_protect, + .pwrup_reglist =3D &a7xx_pwrup_reglist, + .dyn_pwrup_reglist =3D &a7xx_dyn_pwrup_reglist, + .gbif_cx =3D a640_gbif, + .gmu_chipid =3D 0x07110000, + .gmu_cgc_mode =3D 0x00020000, + .bcms =3D (const struct a6xx_bcm[]) { + { .name =3D "SH0", .buswidth =3D 16 }, + { .name =3D "MC0", .buswidth =3D 4 }, + { + .name =3D "ACV", + .fixed =3D true, + .perfmode =3D BIT(3), + .perfmode_bw =3D 16500000, + }, + { /* sentinel */ }, + }, + }, + .preempt_record_size =3D 1536 * SZ_1K, }, { .chip_ids =3D ADRENO_CHIP_IDS(0x43050a01), /* "C510v2" */ .family =3D ADRENO_7XX_GEN2, diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gmu.c b/drivers/gpu/drm/msm/ad= reno/a6xx_gmu.c index 4a3c8dc8bb88..0e11d7d69f5b 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_gmu.c +++ b/drivers/gpu/drm/msm/adreno/a6xx_gmu.c @@ -710,7 +710,8 @@ static void a6xx_gmu_rpmh_init(struct a6xx_gmu *gmu) gmu_write_rscc(gmu, REG_A6XX_RSCC_HIDDEN_TCS_CMD0_DATA + 2, 0); gmu_write_rscc(gmu, REG_A6XX_RSCC_HIDDEN_TCS_CMD0_ADDR + 2, 0); gmu_write_rscc(gmu, REG_A6XX_RSCC_HIDDEN_TCS_CMD0_DATA + 4, - adreno_is_a740_family(adreno_gpu) ? 0x80000021 : 0x80000000); + (adreno_is_a740_family(adreno_gpu) || + adreno_is_a722(adreno_gpu)) ? 0x80000021 : 0x80000000); gmu_write_rscc(gmu, REG_A6XX_RSCC_HIDDEN_TCS_CMD0_ADDR + 4, 0); gmu_write_rscc(gmu, REG_A6XX_RSCC_OVERRIDE_START_ADDR, 0); gmu_write_rscc(gmu, REG_A6XX_RSCC_PDC_SEQ_START_ADDR, 0x4520); @@ -718,7 +719,7 @@ static void a6xx_gmu_rpmh_init(struct a6xx_gmu *gmu) gmu_write_rscc(gmu, REG_A6XX_RSCC_PDC_MATCH_VALUE_HI, 0x4514); =20 /* The second spin of A7xx GPUs messed with some register offsets.. */ - if (adreno_is_a740_family(adreno_gpu)) + if (adreno_is_a740_family(adreno_gpu) || adreno_is_a722(adreno_gpu)) seqmem0_drv0_reg =3D REG_A7XX_RSCC_SEQ_MEM_0_DRV0_A740; =20 /* Load RSC sequencer uCode for sleep and wakeup */ @@ -1034,7 +1035,9 @@ static int a6xx_gmu_fw_start(struct a6xx_gmu *gmu, un= signed int state) if (adreno_is_a8xx(adreno_gpu)) { gpu_write(gpu, REG_A6XX_GBIF_CX_CONFIG, 0x20023000); gmu_write(gmu, REG_A6XX_GMU_MRC_GBIF_QOS_CTRL, 0x33); - } + } else if (adreno_is_a722(adreno_gpu)) + gpu_rmw(gpu, REG_A6XX_GBIF_CX_CONFIG, GENMASK(31, 29), + FIELD_PREP(GENMASK(31, 29), 2)); =20 /* Set up the lowest idle level on the GMU */ a6xx_gmu_power_config(gmu); @@ -1087,7 +1090,8 @@ static void a6xx_gmu_rpmh_off(struct a6xx_gmu *gmu) u32 val, seqmem_off =3D 0; =20 /* The second spin of A7xx GPUs messed with some register offsets.. */ - if (adreno_is_a740_family(adreno_gpu) || adreno_is_a8xx(adreno_gpu)) + if (adreno_is_a740_family(adreno_gpu) || adreno_is_a722(adreno_gpu) || + adreno_is_a8xx(adreno_gpu)) seqmem_off =3D 4; =20 /* Make sure there are no outstanding RPMh votes */ @@ -1100,7 +1104,8 @@ static void a6xx_gmu_rpmh_off(struct a6xx_gmu *gmu) gmu_poll_timeout_rscc(gmu, REG_A6XX_RSCC_TCS3_DRV0_STATUS + seqmem_off, val, (val & 1), 100, 1000); =20 - if (!adreno_is_a740_family(adreno_gpu) && !adreno_is_a8xx(adreno_gpu)) + if (!adreno_is_a740_family(adreno_gpu) && !adreno_is_a722(adreno_gpu) && + !adreno_is_a8xx(adreno_gpu)) return; =20 gmu_poll_timeout_rscc(gmu, REG_A7XX_RSCC_TCS4_DRV0_STATUS + seqmem_off, diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c b/drivers/gpu/drm/msm/ad= reno/a6xx_gpu.c index 8b3bb2fd433b..2228dd683982 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c +++ b/drivers/gpu/drm/msm/adreno/a6xx_gpu.c @@ -1273,7 +1273,8 @@ static int hw_init(struct msm_gpu *gpu) if (!(adreno_is_a650_family(adreno_gpu) || adreno_is_a702(adreno_gpu) || adreno_is_a730(adreno_gpu))) { - gmem_range_min =3D adreno_is_a740_family(adreno_gpu) ? SZ_16M : SZ_1M; + gmem_range_min =3D (adreno_is_a740_family(adreno_gpu) || + adreno_is_a722(adreno_gpu)) ? SZ_16M : SZ_1M; =20 /* Set the GMEM VA range [0x100000:0x100000 + gpu->gmem - 1] */ gpu_write64(gpu, REG_A6XX_UCHE_GMEM_RANGE_MIN, gmem_range_min); @@ -1338,6 +1339,7 @@ static int hw_init(struct msm_gpu *gpu) =20 /* Enable fault detection */ if (adreno_is_a612(adreno_gpu) || + adreno_is_a722(adreno_gpu) || adreno_is_a730(adreno_gpu) || adreno_is_a740_family(adreno_gpu)) gpu_write(gpu, REG_A6XX_RBBM_INTERFACE_HANG_INT_CNTL, (1 << 30) | 0xcfff= ff); diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c b/drivers/gpu/drm/= msm/adreno/a6xx_gpu_state.c index 166365359fa6..37a0c8cc4e60 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c +++ b/drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c @@ -11,12 +11,14 @@ static const unsigned int *gen7_0_0_external_core_regs[] __always_unused; static const unsigned int *gen7_2_0_external_core_regs[] __always_unused; static const unsigned int *gen7_9_0_external_core_regs[] __always_unused; +static const unsigned int *gen7_17_0_external_core_regs[] __always_unused; static const struct gen7_sptp_cluster_registers gen7_9_0_sptp_clusters[] _= _always_unused; static const u32 gen7_9_0_cx_debugbus_blocks[] __always_unused; =20 #include "adreno_gen7_0_0_snapshot.h" #include "adreno_gen7_2_0_snapshot.h" #include "adreno_gen7_9_0_snapshot.h" +#include "adreno_gen7_17_0_snapshot.h" =20 struct a6xx_gpu_state_obj { const void *handle; @@ -404,8 +406,13 @@ static void a7xx_get_debugbus_blocks(struct msm_gpu *g= pu, int i; =20 if (adreno_gpu->info->family =3D=3D ADRENO_7XX_GEN1) { - debugbus_blocks =3D gen7_0_0_debugbus_blocks; - debugbus_blocks_count =3D ARRAY_SIZE(gen7_0_0_debugbus_blocks); + if (adreno_is_a722(adreno_gpu)) { + debugbus_blocks =3D gen7_17_0_debugbus_blocks; + debugbus_blocks_count =3D ARRAY_SIZE(gen7_17_0_debugbus_blocks); + } else { + debugbus_blocks =3D gen7_0_0_debugbus_blocks; + debugbus_blocks_count =3D ARRAY_SIZE(gen7_0_0_debugbus_blocks); + } gbif_debugbus_blocks =3D a7xx_gbif_debugbus_blocks; gbif_debugbus_blocks_count =3D ARRAY_SIZE(a7xx_gbif_debugbus_blocks); } else if (adreno_gpu->info->family =3D=3D ADRENO_7XX_GEN2) { @@ -678,8 +685,13 @@ static void a7xx_get_dbgahb_clusters(struct msm_gpu *g= pu, unsigned dbgahb_clusters_size; =20 if (adreno_gpu->info->family =3D=3D ADRENO_7XX_GEN1) { - dbgahb_clusters =3D gen7_0_0_sptp_clusters; - dbgahb_clusters_size =3D ARRAY_SIZE(gen7_0_0_sptp_clusters); + if (adreno_is_a722(adreno_gpu)) { + dbgahb_clusters =3D gen7_17_0_sptp_clusters; + dbgahb_clusters_size =3D ARRAY_SIZE(gen7_17_0_sptp_clusters); + } else { + dbgahb_clusters =3D gen7_0_0_sptp_clusters; + dbgahb_clusters_size =3D ARRAY_SIZE(gen7_0_0_sptp_clusters); + } } else if (adreno_gpu->info->family =3D=3D ADRENO_7XX_GEN2) { dbgahb_clusters =3D gen7_2_0_sptp_clusters; dbgahb_clusters_size =3D ARRAY_SIZE(gen7_2_0_sptp_clusters); @@ -839,8 +851,13 @@ static void a7xx_get_clusters(struct msm_gpu *gpu, unsigned clusters_size; =20 if (adreno_gpu->info->family =3D=3D ADRENO_7XX_GEN1) { - clusters =3D gen7_0_0_clusters; - clusters_size =3D ARRAY_SIZE(gen7_0_0_clusters); + if (adreno_is_a722(adreno_gpu)) { + clusters =3D gen7_17_0_clusters; + clusters_size =3D ARRAY_SIZE(gen7_17_0_clusters); + } else { + clusters =3D gen7_0_0_clusters; + clusters_size =3D ARRAY_SIZE(gen7_0_0_clusters); + } } else if (adreno_gpu->info->family =3D=3D ADRENO_7XX_GEN2) { clusters =3D gen7_2_0_clusters; clusters_size =3D ARRAY_SIZE(gen7_2_0_clusters); @@ -977,8 +994,13 @@ static void a7xx_get_shaders(struct msm_gpu *gpu, int i; =20 if (adreno_gpu->info->family =3D=3D ADRENO_7XX_GEN1) { - shader_blocks =3D gen7_0_0_shader_blocks; - num_shader_blocks =3D ARRAY_SIZE(gen7_0_0_shader_blocks); + if (adreno_is_a722(adreno_gpu)) { + shader_blocks =3D gen7_17_0_shader_blocks; + num_shader_blocks =3D ARRAY_SIZE(gen7_17_0_shader_blocks); + } else { + shader_blocks =3D gen7_0_0_shader_blocks; + num_shader_blocks =3D ARRAY_SIZE(gen7_0_0_shader_blocks); + } } else if (adreno_gpu->info->family =3D=3D ADRENO_7XX_GEN2) { shader_blocks =3D gen7_2_0_shader_blocks; num_shader_blocks =3D ARRAY_SIZE(gen7_2_0_shader_blocks); @@ -1376,8 +1398,13 @@ static void a7xx_get_registers(struct msm_gpu *gpu, const struct gen7_reg_list *reglist; =20 if (adreno_gpu->info->family =3D=3D ADRENO_7XX_GEN1) { - reglist =3D gen7_0_0_reg_list; - pre_crashdumper_regs =3D gen7_0_0_pre_crashdumper_gpu_registers; + if (adreno_is_a722(adreno_gpu)) { + reglist =3D gen7_17_0_reg_list; + pre_crashdumper_regs =3D gen7_9_0_pre_crashdumper_gpu_registers; + } else { + reglist =3D gen7_0_0_reg_list; + pre_crashdumper_regs =3D gen7_0_0_pre_crashdumper_gpu_registers; + } } else if (adreno_gpu->info->family =3D=3D ADRENO_7XX_GEN2) { reglist =3D gen7_2_0_reg_list; pre_crashdumper_regs =3D gen7_0_0_pre_crashdumper_gpu_registers; @@ -1433,7 +1460,9 @@ static void a7xx_get_post_crashdumper_registers(struc= t msm_gpu *gpu, const u32 *regs; =20 BUG_ON(adreno_gpu->info->family > ADRENO_7XX_GEN3); - regs =3D gen7_0_0_post_crashdumper_registers; + regs =3D adreno_is_a722(adreno_gpu) ? + gen7_17_0_post_crashdumper_registers : + gen7_0_0_post_crashdumper_registers; =20 a7xx_get_ahb_gpu_registers(gpu, a6xx_state, regs, @@ -1540,19 +1569,35 @@ static void a7xx_get_indexed_registers(struct msm_g= pu *gpu, { struct adreno_gpu *adreno_gpu =3D to_adreno_gpu(gpu); const struct a6xx_indexed_registers *indexed_regs; + const struct a6xx_indexed_registers *mempool_regs; int i, indexed_count, mempool_count; + bool concurrent_binning; =20 - if (adreno_gpu->info->family <=3D ADRENO_7XX_GEN2) { + if (adreno_is_a722(adreno_gpu)) { + /* + * Eliza has no BV or LPAC SQE =E2=80=94 skip the BV/LPAC indexed + * registers and the BV mempool + */ + indexed_regs =3D gen7_17_0_cp_indexed_reglist; + indexed_count =3D ARRAY_SIZE(gen7_17_0_cp_indexed_reglist); + mempool_regs =3D a7xx_cp_mempool_indexed; + mempool_count =3D ARRAY_SIZE(a7xx_cp_mempool_indexed); + concurrent_binning =3D false; + } else if (adreno_gpu->info->family <=3D ADRENO_7XX_GEN2) { indexed_regs =3D a7xx_indexed_reglist; indexed_count =3D ARRAY_SIZE(a7xx_indexed_reglist); + mempool_regs =3D a7xx_cp_bv_mempool_indexed; + mempool_count =3D ARRAY_SIZE(a7xx_cp_bv_mempool_indexed); + concurrent_binning =3D true; } else { BUG_ON(adreno_gpu->info->family !=3D ADRENO_7XX_GEN3); indexed_regs =3D gen7_9_0_cp_indexed_reg_list; indexed_count =3D ARRAY_SIZE(gen7_9_0_cp_indexed_reg_list); + mempool_regs =3D a7xx_cp_bv_mempool_indexed; + mempool_count =3D ARRAY_SIZE(a7xx_cp_bv_mempool_indexed); + concurrent_binning =3D true; } =20 - mempool_count =3D ARRAY_SIZE(a7xx_cp_bv_mempool_indexed); - a6xx_state->indexed_regs =3D state_kcalloc(a6xx_state, indexed_count + mempool_count, sizeof(*a6xx_state->indexed_regs)); @@ -1567,15 +1612,17 @@ static void a7xx_get_indexed_registers(struct msm_g= pu *gpu, &a6xx_state->indexed_regs[i]); =20 gpu_rmw(gpu, REG_A6XX_CP_CHICKEN_DBG, 0, BIT(2)); - gpu_rmw(gpu, REG_A7XX_CP_BV_CHICKEN_DBG, 0, BIT(2)); + if (concurrent_binning) + gpu_rmw(gpu, REG_A7XX_CP_BV_CHICKEN_DBG, 0, BIT(2)); =20 /* Get the contents of the CP_BV mempool */ for (i =3D 0; i < mempool_count; i++) - a6xx_get_indexed_regs(gpu, a6xx_state, &a7xx_cp_bv_mempool_indexed[i], + a6xx_get_indexed_regs(gpu, a6xx_state, &mempool_regs[i], &a6xx_state->indexed_regs[indexed_count + i]); =20 gpu_rmw(gpu, REG_A6XX_CP_CHICKEN_DBG, BIT(2), 0); - gpu_rmw(gpu, REG_A7XX_CP_BV_CHICKEN_DBG, BIT(2), 0); + if (concurrent_binning) + gpu_rmw(gpu, REG_A7XX_CP_BV_CHICKEN_DBG, BIT(2), 0); return; } =20 diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gpu_state.h b/drivers/gpu/drm/= msm/adreno/a6xx_gpu_state.h index b49d8427b59e..f4e912ecd50a 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_gpu_state.h +++ b/drivers/gpu/drm/msm/adreno/a6xx_gpu_state.h @@ -462,6 +462,11 @@ static const struct a6xx_indexed_registers a7xx_cp_bv_= mempool_indexed[] =3D { REG_A7XX_CP_BV_MEM_POOL_DBG_DATA, 0x2200, NULL }, }; =20 +static const struct a6xx_indexed_registers a7xx_cp_mempool_indexed[] =3D { + { "CP_MEM_POOL_DBG", REG_A6XX_CP_MEM_POOL_DBG_ADDR, + REG_A6XX_CP_MEM_POOL_DBG_DATA, 0x2200, NULL }, +}; + #define DEBUGBUS(_id, _count) { .id =3D _id, .name =3D #_id, .count =3D _c= ount } =20 static const struct a6xx_debugbus_block { diff --git a/drivers/gpu/drm/msm/adreno/adreno_gen7_17_0_snapshot.h b/drive= rs/gpu/drm/msm/adreno/adreno_gen7_17_0_snapshot.h new file mode 100644 index 000000000000..00a4a0fc97d2 --- /dev/null +++ b/drivers/gpu/drm/msm/adreno/adreno_gen7_17_0_snapshot.h @@ -0,0 +1,428 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) Qualcomm Innovation Center, Inc. All rights reserved. + */ +#ifndef __ADRENO_GEN7_17_0_SNAPSHOT_H +#define __ADRENO_GEN7_17_0_SNAPSHOT_H + +#include "a6xx_gpu_state.h" + +/* + * Snapshot tables for Adreno A722 (Eliza). + * Cluster sub-arrays that are identical to A730 reference gen7_0_0_* + * symbols; adreno_gen7_0_0_snapshot.h is included first in the TU. + */ + +static const u32 gen7_17_0_rscc_registers[] =3D { + 0x14000, 0x14034, 0x14036, 0x14036, 0x14040, 0x14042, 0x14044, 0x14045, + 0x14047, 0x14047, 0x14080, 0x14084, 0x14089, 0x1408c, 0x14091, 0x14094, + 0x14099, 0x1409c, 0x140a1, 0x140a4, 0x140a9, 0x140ac, 0x140b1, 0x140b4, + 0x140b9, 0x140bc, 0x14100, 0x14104, 0x14114, 0x14119, 0x14124, 0x14132, + 0x14154, 0x1416b, 0x14340, 0x14341, 0x14344, 0x14344, 0x14346, 0x1437c, + 0x143f0, 0x143f8, 0x143fa, 0x143fe, 0x14400, 0x14404, 0x14406, 0x1440a, + 0x1440c, 0x14410, 0x14412, 0x14416, 0x14418, 0x1441c, 0x1441e, 0x14422, + 0x14424, 0x14424, 0x14498, 0x144a0, 0x144a2, 0x144a6, 0x144a8, 0x144ac, + 0x144ae, 0x144b2, 0x144b4, 0x144b8, 0x144ba, 0x144be, 0x144c0, 0x144c4, + 0x144c6, 0x144ca, 0x144cc, 0x144cc, 0x14540, 0x14548, 0x1454a, 0x1454e, + 0x14550, 0x14554, 0x14556, 0x1455a, 0x1455c, 0x14560, 0x14562, 0x14566, + 0x14568, 0x1456c, 0x1456e, 0x14572, 0x14574, 0x14574, 0x145e8, 0x145f0, + 0x145f2, 0x145f6, 0x145f8, 0x145fc, 0x145fe, 0x14602, 0x14604, 0x14608, + 0x1460a, 0x1460e, 0x14610, 0x14614, 0x14616, 0x1461a, 0x1461c, 0x1461c, + 0x14690, 0x14698, 0x1469a, 0x1469e, 0x146a0, 0x146a4, 0x146a6, 0x146aa, + 0x146ac, 0x146b0, 0x146b2, 0x146b6, 0x146b8, 0x146bc, 0x146be, 0x146c2, + 0x146c4, 0x146c4, 0x14738, 0x14740, 0x14742, 0x14746, 0x14748, 0x1474c, + 0x1474e, 0x14752, 0x14754, 0x14758, 0x1475a, 0x1475e, 0x14760, 0x14764, + 0x14766, 0x1476a, 0x1476c, 0x1476c, 0x147e0, 0x147e8, 0x147ea, 0x147ee, + 0x147f0, 0x147f4, 0x147f6, 0x147fa, 0x147fc, 0x14800, 0x14802, 0x14806, + 0x14808, 0x1480c, 0x1480e, 0x14812, 0x14814, 0x14814, 0x14888, 0x14890, + 0x14892, 0x14896, 0x14898, 0x1489c, 0x1489e, 0x148a2, 0x148a4, 0x148a8, + 0x148aa, 0x148ae, 0x148b0, 0x148b4, 0x148b6, 0x148ba, 0x148bc, 0x148bc, + 0x14930, 0x14938, 0x1493a, 0x1493e, 0x14940, 0x14944, 0x14946, 0x1494a, + 0x1494c, 0x14950, 0x14952, 0x14956, 0x14958, 0x1495c, 0x1495e, 0x14962, + 0x14964, 0x14964, + UINT_MAX, UINT_MAX, +}; +static_assert(IS_ALIGNED(sizeof(gen7_17_0_rscc_registers), 8)); + +static const u32 gen7_17_0_cpr_registers[] =3D { + 0x26800, 0x26805, 0x26808, 0x2680c, 0x26814, 0x26814, 0x2681c, 0x2681c, + 0x26820, 0x26838, 0x26840, 0x26840, 0x26848, 0x26848, 0x26850, 0x26850, + 0x26880, 0x2688e, 0x26980, 0x269b0, 0x269c0, 0x269c2, 0x269c6, 0x269c8, + 0x269e0, 0x269ee, 0x269fb, 0x269ff, 0x26a02, 0x26a07, 0x26a09, 0x26a0b, + 0x26a10, 0x26b0f, 0x27440, 0x27441, 0x27444, 0x27444, 0x27480, 0x274a2, + 0x274ac, 0x274c4, 0x274c8, 0x274da, + UINT_MAX, UINT_MAX, +}; +static_assert(IS_ALIGNED(sizeof(gen7_17_0_cpr_registers), 8)); + +static const u32 gen7_17_0_gpucc_registers[] =3D { + 0x24000, 0x2400f, 0x24400, 0x2440f, 0x24800, 0x24805, 0x24c00, 0x24cff, + 0x25400, 0x25404, 0x25800, 0x25804, 0x25c00, 0x25c04, 0x26000, 0x26004, + 0x26400, 0x26405, 0x26414, 0x2641d, 0x2642a, 0x2642c, 0x2642e, 0x26432, + 0x26434, 0x26434, 0x26443, 0x26457, 0x26459, 0x2645d, 0x2645f, 0x26464, + 0x26477, 0x26479, 0x26489, 0x2648b, 0x2649a, 0x2649b, 0x264ad, 0x264af, + 0x264b1, 0x264b5, 0x264d6, 0x264d8, 0x264e7, 0x264e9, 0x264f9, 0x264fa, + 0x2650a, 0x2650d, 0x2651f, 0x26520, 0x2652d, 0x2652f, 0x2653e, 0x2653e, + 0x26540, 0x2654e, 0x26554, 0x26573, 0x26576, 0x26576, 0x26593, 0x26593, + 0x26600, 0x26616, 0x26620, 0x2662d, 0x26630, 0x26631, 0x26635, 0x26635, + 0x26637, 0x26637, 0x2663a, 0x2663a, 0x26642, 0x26642, 0x26656, 0x26658, + 0x2665b, 0x2665d, 0x2665f, 0x26662, + UINT_MAX, UINT_MAX, +}; +static_assert(IS_ALIGNED(sizeof(gen7_17_0_gpucc_registers), 8)); + +static const u32 *gen7_17_0_external_core_regs[] =3D { + gen7_17_0_gpucc_registers, + gen7_17_0_cpr_registers, +}; + +static const u32 gen7_17_0_debugbus_blocks[] =3D { + A7XX_DBGBUS_CP_0_0, + A7XX_DBGBUS_CP_0_1, + A7XX_DBGBUS_RBBM, + A7XX_DBGBUS_HLSQ, + A7XX_DBGBUS_UCHE_0, + A7XX_DBGBUS_TESS_BR, + A7XX_DBGBUS_PC_BR, + A7XX_DBGBUS_VFDP_BR, + A7XX_DBGBUS_VPC_BR, + A7XX_DBGBUS_TSE_BR, + A7XX_DBGBUS_RAS_BR, + A7XX_DBGBUS_VSC, + A7XX_DBGBUS_COM_0, + A7XX_DBGBUS_LRZ_BR, + A7XX_DBGBUS_UFC_0, + A7XX_DBGBUS_UFC_1, + A7XX_DBGBUS_GMU_GX, + A7XX_DBGBUS_DBGC, + A7XX_DBGBUS_GPC_BR, + A7XX_DBGBUS_LARC, + A7XX_DBGBUS_HLSQ_SPTP, + A7XX_DBGBUS_RB_0, + A7XX_DBGBUS_RB_1, + A7XX_DBGBUS_UCHE_WRAPPER, + A7XX_DBGBUS_CCU_0, + A7XX_DBGBUS_CCU_1, + A7XX_DBGBUS_VFD_BR_0, + A7XX_DBGBUS_VFD_BR_1, + A7XX_DBGBUS_VFD_BR_2, + A7XX_DBGBUS_VFD_BR_3, + A7XX_DBGBUS_USP_0, + A7XX_DBGBUS_USP_1, + A7XX_DBGBUS_TP_0, + A7XX_DBGBUS_TP_1, + A7XX_DBGBUS_TP_2, + A7XX_DBGBUS_TP_3, + A7XX_DBGBUS_USPTP_0, + A7XX_DBGBUS_USPTP_1, + A7XX_DBGBUS_USPTP_2, + A7XX_DBGBUS_USPTP_3, +}; + +static const struct gen7_sel_reg gen7_17_0_rb_rac_sel =3D { + .host_reg =3D REG_A6XX_RB_SUB_BLOCK_SEL_CNTL_HOST, + .cd_reg =3D REG_A6XX_RB_SUB_BLOCK_SEL_CNTL_CD, + .val =3D 0x0, +}; + +static const struct gen7_sel_reg gen7_17_0_rb_rbp_sel =3D { + .host_reg =3D REG_A6XX_RB_SUB_BLOCK_SEL_CNTL_HOST, + .cd_reg =3D REG_A6XX_RB_SUB_BLOCK_SEL_CNTL_CD, + .val =3D 0x9, +}; + +static const u32 gen7_17_0_post_crashdumper_registers[] =3D { + 0x00535, 0x00535, + UINT_MAX, UINT_MAX, +}; +static_assert(IS_ALIGNED(sizeof(gen7_17_0_post_crashdumper_registers), 8)); + +static const u32 gen7_17_0_gpu_registers[] =3D { + 0x00000, 0x00000, 0x00002, 0x00002, 0x00011, 0x00012, 0x00016, 0x0001b, + 0x0001f, 0x00032, 0x00038, 0x0003c, 0x00042, 0x00042, 0x00044, 0x00044, + 0x00047, 0x00047, 0x00049, 0x0004a, 0x0004c, 0x0004c, 0x00050, 0x00050, + 0x00056, 0x00056, 0x00073, 0x00075, 0x000ad, 0x000ae, 0x000b0, 0x000b0, + 0x000b4, 0x000b4, 0x000b8, 0x000b8, 0x000bc, 0x000bc, 0x000c0, 0x000c0, + 0x000c4, 0x000c4, 0x000c8, 0x000c8, 0x000cc, 0x000cc, 0x000d0, 0x000d0, + 0x000d4, 0x000d4, 0x000d8, 0x000d8, 0x000dc, 0x000dc, 0x000e0, 0x000e0, + 0x000e4, 0x000e4, 0x000e8, 0x000e8, 0x000ec, 0x000ec, 0x000f0, 0x000f0, + 0x000f4, 0x000f4, 0x000f8, 0x000f8, 0x00100, 0x00100, 0x00104, 0x0010b, + 0x0010f, 0x0011d, 0x0012f, 0x0012f, 0x00200, 0x0020d, 0x00215, 0x00243, + 0x00260, 0x00268, 0x00272, 0x00274, 0x00286, 0x00286, 0x0028a, 0x0028a, + 0x0028c, 0x0028c, 0x00300, 0x00401, 0x00500, 0x00500, 0x00507, 0x0050b, + 0x0050f, 0x0050f, 0x00511, 0x00511, 0x00533, 0x00534, 0x00540, 0x00555, + 0x00564, 0x00567, 0x00800, 0x00808, 0x00810, 0x00813, 0x00820, 0x00821, + 0x00823, 0x00827, 0x00830, 0x00834, 0x00840, 0x00841, 0x00843, 0x00847, + 0x0084f, 0x00886, 0x008a0, 0x008ab, 0x008c0, 0x008c0, 0x008c4, 0x008c5, + 0x008d0, 0x008dd, 0x008f0, 0x008f3, 0x00900, 0x00903, 0x00908, 0x00911, + 0x00928, 0x0093e, 0x00942, 0x0094d, 0x00980, 0x00984, 0x0098d, 0x0098f, + 0x009b0, 0x009b4, 0x009c2, 0x009c9, 0x009ce, 0x009d7, 0x00a00, 0x00a00, + 0x00a02, 0x00a03, 0x00a10, 0x00a4f, 0x00a67, 0x00a6c, 0x00a9c, 0x00a9f, + 0x00c00, 0x00c00, 0x00c02, 0x00c04, 0x00c06, 0x00c06, 0x00c10, 0x00cd9, + 0x00ce0, 0x00d0c, 0x00df0, 0x00df4, 0x00e01, 0x00e02, 0x00e07, 0x00e0e, + 0x00e10, 0x00e12, 0x00e17, 0x00e17, 0x00e19, 0x00e19, 0x00e1b, 0x00e2b, + 0x00e30, 0x00e32, 0x00e38, 0x00e3c, + UINT_MAX, UINT_MAX, +}; +static_assert(IS_ALIGNED(sizeof(gen7_17_0_gpu_registers), 8)); + +static const u32 gen7_17_0_dbgc_registers[] =3D { + 0x00600, 0x0061c, 0x0061e, 0x00634, 0x00640, 0x0065a, 0x00679, 0x0067a, + 0x00699, 0x00699, 0x0069b, 0x0069e, 0x18400, 0x1841c, 0x1841e, 0x18434, + 0x18440, 0x1845c, 0x18479, 0x1847c, 0x18580, 0x18581, + UINT_MAX, UINT_MAX, +}; +static_assert(IS_ALIGNED(sizeof(gen7_17_0_dbgc_registers), 8)); + +static const u32 gen7_17_0_noncontext_pipe_br_registers[] =3D { + 0x00887, 0x0088c, 0x08600, 0x08600, 0x08602, 0x08602, 0x08610, 0x0861b, + 0x08620, 0x08620, 0x08630, 0x08630, 0x08637, 0x08639, 0x08640, 0x08640, + 0x09600, 0x09600, 0x09602, 0x09603, 0x0960a, 0x09616, 0x09624, 0x0963a, + 0x09640, 0x09640, 0x09e00, 0x09e00, 0x09e02, 0x09e07, 0x09e0a, 0x09e16, + 0x09e19, 0x09e19, 0x09e1c, 0x09e1c, 0x09e20, 0x09e25, 0x09e30, 0x09e31, + 0x09e40, 0x09e51, 0x09e64, 0x09e64, 0x09e70, 0x09e72, 0x09e78, 0x09e79, + 0x09e80, 0x09fff, 0x0a600, 0x0a600, 0x0a603, 0x0a603, 0x0a610, 0x0a61f, + 0x0a630, 0x0a631, 0x0a638, 0x0a638, + UINT_MAX, UINT_MAX, +}; +static_assert(IS_ALIGNED(sizeof(gen7_17_0_noncontext_pipe_br_registers), 8= )); + +static const u32 gen7_17_0_noncontext_rb_rac_pipe_br_registers[] =3D { + 0x08e10, 0x08e1c, 0x08e20, 0x08e25, 0x08e51, 0x08e54, + UINT_MAX, UINT_MAX, +}; +static_assert(IS_ALIGNED(sizeof(gen7_17_0_noncontext_rb_rac_pipe_br_regist= ers), 8)); + +static const u32 gen7_17_0_noncontext_rb_rbp_pipe_br_registers[] =3D { + 0x08e01, 0x08e01, 0x08e04, 0x08e04, 0x08e06, 0x08e09, 0x08e0c, 0x08e0c, + 0x08e28, 0x08e28, 0x08e2c, 0x08e35, 0x08e3b, 0x08e3f, 0x08e50, 0x08e50, + 0x08e5b, 0x08e5d, 0x08e5f, 0x08e5f, 0x08e61, 0x08e61, 0x08e63, 0x08e65, + 0x08e68, 0x08e68, 0x08e70, 0x08e79, 0x08e80, 0x08e8f, + UINT_MAX, UINT_MAX, +}; +static_assert(IS_ALIGNED(sizeof(gen7_17_0_noncontext_rb_rbp_pipe_br_regist= ers), 8)); + +static const u32 gen7_17_0_pc_cluster_fe_pipe_br_registers[] =3D { + 0x09800, 0x09804, 0x09806, 0x0980a, 0x09810, 0x09811, 0x09884, 0x09886, + 0x09970, 0x09972, 0x09b00, 0x09b08, + UINT_MAX, UINT_MAX, +}; +static_assert(IS_ALIGNED(sizeof(gen7_17_0_pc_cluster_fe_pipe_br_registers)= , 8)); + +static const u32 gen7_17_0_sp_cluster_sp_ps_pipe_lpac_hlsq_state_registers= [] =3D { + 0x0aa40, 0x0aabf, + UINT_MAX, UINT_MAX, +}; +static_assert(IS_ALIGNED(sizeof(gen7_17_0_sp_cluster_sp_ps_pipe_lpac_hlsq_= state_registers), 8)); + +static const u32 gen7_17_0_sp_cluster_sp_ps_pipe_lpac_usptp_registers[] = =3D { + 0x0aa40, 0x0aabf, + UINT_MAX, UINT_MAX, +}; +static_assert(IS_ALIGNED(sizeof(gen7_17_0_sp_cluster_sp_ps_pipe_lpac_usptp= _registers), 8)); + +static const u32 gen7_17_0_non_context_tpl1_pipe_none_usptp_registers[] = =3D { + 0x0b602, 0x0b602, 0x0b604, 0x0b604, 0x0b608, 0x0b60c, 0x0b60f, 0x0b621, + 0x0b630, 0x0b633, + UINT_MAX, UINT_MAX, +}; +static_assert(IS_ALIGNED(sizeof(gen7_17_0_non_context_tpl1_pipe_none_usptp= _registers), 8)); + +static const u32 gen7_17_0_non_context_tpl1_pipe_br_usptp_registers[] =3D { + 0x0b600, 0x0b600, + UINT_MAX, UINT_MAX, +}; +static_assert(IS_ALIGNED(sizeof(gen7_17_0_non_context_tpl1_pipe_br_usptp_r= egisters), 8)); + +static const u32 gen7_17_0_tpl1_cluster_sp_vs_pipe_br_usptp_registers[] = =3D { + 0x0b300, 0x0b307, 0x0b309, 0x0b309, 0x0b310, 0x0b310, + UINT_MAX, UINT_MAX, +}; +static_assert(IS_ALIGNED(sizeof(gen7_17_0_tpl1_cluster_sp_vs_pipe_br_usptp= _registers), 8)); + +static const u32 gen7_17_0_tpl1_cluster_sp_ps_pipe_br_usptp_registers[] = =3D { + 0x0b180, 0x0b183, 0x0b190, 0x0b195, 0x0b2c0, 0x0b2d5, 0x0b300, 0x0b307, + 0x0b309, 0x0b309, 0x0b310, 0x0b310, + UINT_MAX, UINT_MAX, +}; +static_assert(IS_ALIGNED(sizeof(gen7_17_0_tpl1_cluster_sp_ps_pipe_br_usptp= _registers), 8)); + +/* No BV pipe =E2=80=94 gen7_0_0_* sub-arrays are shared from adreno_gen7_= 0_0_snapshot.h */ +static struct gen7_cluster_registers gen7_17_0_clusters[] =3D { + { A7XX_CLUSTER_NONE, PIPE_BR, STATE_NON_CONTEXT, + gen7_17_0_noncontext_pipe_br_registers, }, + { A7XX_CLUSTER_NONE, PIPE_BR, STATE_NON_CONTEXT, + gen7_17_0_noncontext_rb_rac_pipe_br_registers, &gen7_17_0_rb_rac_sel, }, + { A7XX_CLUSTER_NONE, PIPE_BR, STATE_NON_CONTEXT, + gen7_17_0_noncontext_rb_rbp_pipe_br_registers, &gen7_17_0_rb_rbp_sel, }, + { A7XX_CLUSTER_PS, PIPE_BR, STATE_FORCE_CTXT_0, + gen7_0_0_rb_rac_cluster_ps_pipe_br_registers, &gen7_17_0_rb_rac_sel, }, + { A7XX_CLUSTER_PS, PIPE_BR, STATE_FORCE_CTXT_1, + gen7_0_0_rb_rac_cluster_ps_pipe_br_registers, &gen7_17_0_rb_rac_sel, }, + { A7XX_CLUSTER_PS, PIPE_BR, STATE_FORCE_CTXT_0, + gen7_0_0_rb_rbp_cluster_ps_pipe_br_registers, &gen7_17_0_rb_rbp_sel, }, + { A7XX_CLUSTER_PS, PIPE_BR, STATE_FORCE_CTXT_1, + gen7_0_0_rb_rbp_cluster_ps_pipe_br_registers, &gen7_17_0_rb_rbp_sel, }, + { A7XX_CLUSTER_GRAS, PIPE_BR, STATE_FORCE_CTXT_0, + gen7_0_0_gras_cluster_gras_pipe_br_registers, }, + { A7XX_CLUSTER_GRAS, PIPE_BR, STATE_FORCE_CTXT_1, + gen7_0_0_gras_cluster_gras_pipe_br_registers, }, + { A7XX_CLUSTER_FE, PIPE_BR, STATE_FORCE_CTXT_0, + gen7_17_0_pc_cluster_fe_pipe_br_registers, }, + { A7XX_CLUSTER_FE, PIPE_BR, STATE_FORCE_CTXT_1, + gen7_17_0_pc_cluster_fe_pipe_br_registers, }, + { A7XX_CLUSTER_FE, PIPE_BR, STATE_FORCE_CTXT_0, + gen7_0_0_vfd_cluster_fe_pipe_bv_registers, }, + { A7XX_CLUSTER_FE, PIPE_BR, STATE_FORCE_CTXT_1, + gen7_0_0_vfd_cluster_fe_pipe_bv_registers, }, + { A7XX_CLUSTER_FE, PIPE_BR, STATE_FORCE_CTXT_0, + gen7_0_0_vpc_cluster_fe_pipe_br_registers, }, + { A7XX_CLUSTER_FE, PIPE_BR, STATE_FORCE_CTXT_1, + gen7_0_0_vpc_cluster_fe_pipe_br_registers, }, + { A7XX_CLUSTER_PC_VS, PIPE_BR, STATE_FORCE_CTXT_0, + gen7_0_0_vpc_cluster_pc_vs_pipe_br_registers, }, + { A7XX_CLUSTER_PC_VS, PIPE_BR, STATE_FORCE_CTXT_1, + gen7_0_0_vpc_cluster_pc_vs_pipe_br_registers, }, + { A7XX_CLUSTER_VPC_PS, PIPE_BR, STATE_FORCE_CTXT_0, + gen7_0_0_vpc_cluster_vpc_ps_pipe_br_registers, }, + { A7XX_CLUSTER_VPC_PS, PIPE_BR, STATE_FORCE_CTXT_1, + gen7_0_0_vpc_cluster_vpc_ps_pipe_br_registers, }, +}; + +/* No BV pipe; 2 SPs, 2 USPTPs */ +static struct gen7_sptp_cluster_registers gen7_17_0_sptp_clusters[] =3D { + { A7XX_CLUSTER_NONE, A7XX_SP_NCTX_REG, PIPE_BR, 0, A7XX_HLSQ_STATE, + gen7_0_0_sp_noncontext_pipe_br_hlsq_state_registers, 0xae00 }, + { A7XX_CLUSTER_NONE, A7XX_SP_NCTX_REG, PIPE_BR, 0, A7XX_SP_TOP, + gen7_0_0_sp_noncontext_pipe_br_sp_top_registers, 0xae00 }, + { A7XX_CLUSTER_NONE, A7XX_SP_NCTX_REG, PIPE_BR, 0, A7XX_USPTP, + gen7_0_0_sp_noncontext_pipe_br_usptp_registers, 0xae00 }, + { A7XX_CLUSTER_SP_VS, A7XX_SP_CTX0_3D_CVS_REG, PIPE_BR, 0, A7XX_HLSQ_STAT= E, + gen7_0_0_sp_cluster_sp_vs_pipe_br_hlsq_state_registers, 0xa800 }, + { A7XX_CLUSTER_SP_VS, A7XX_SP_CTX0_3D_CVS_REG, PIPE_BR, 0, A7XX_SP_TOP, + gen7_0_0_sp_cluster_sp_vs_pipe_br_sp_top_registers, 0xa800 }, + { A7XX_CLUSTER_SP_VS, A7XX_SP_CTX0_3D_CVS_REG, PIPE_BR, 0, A7XX_USPTP, + gen7_0_0_sp_cluster_sp_vs_pipe_br_usptp_registers, 0xa800 }, + { A7XX_CLUSTER_SP_VS, A7XX_SP_CTX1_3D_CVS_REG, PIPE_BR, 1, A7XX_HLSQ_STAT= E, + gen7_0_0_sp_cluster_sp_vs_pipe_br_hlsq_state_registers, 0xa800 }, + { A7XX_CLUSTER_SP_VS, A7XX_SP_CTX1_3D_CVS_REG, PIPE_BR, 1, A7XX_SP_TOP, + gen7_0_0_sp_cluster_sp_vs_pipe_br_sp_top_registers, 0xa800 }, + { A7XX_CLUSTER_SP_VS, A7XX_SP_CTX1_3D_CVS_REG, PIPE_BR, 1, A7XX_USPTP, + gen7_0_0_sp_cluster_sp_vs_pipe_br_usptp_registers, 0xa800 }, + { A7XX_CLUSTER_SP_PS, A7XX_SP_CTX0_3D_CPS_REG, PIPE_BR, 0, A7XX_HLSQ_STAT= E, + gen7_0_0_sp_cluster_sp_ps_pipe_br_hlsq_state_registers, 0xa800 }, + { A7XX_CLUSTER_SP_PS, A7XX_SP_CTX0_3D_CPS_REG, PIPE_BR, 0, A7XX_HLSQ_DP, + gen7_0_0_sp_cluster_sp_ps_pipe_br_hlsq_dp_registers, 0xa800 }, + { A7XX_CLUSTER_SP_PS, A7XX_SP_CTX0_3D_CPS_REG, PIPE_BR, 0, A7XX_SP_TOP, + gen7_0_0_sp_cluster_sp_ps_pipe_br_sp_top_registers, 0xa800 }, + { A7XX_CLUSTER_SP_PS, A7XX_SP_CTX0_3D_CPS_REG, PIPE_BR, 0, A7XX_USPTP, + gen7_0_0_sp_cluster_sp_ps_pipe_br_usptp_registers, 0xa800 }, + { A7XX_CLUSTER_SP_PS, A7XX_SP_CTX0_3D_CPS_REG, PIPE_LPAC, 0, A7XX_HLSQ_ST= ATE, + gen7_17_0_sp_cluster_sp_ps_pipe_lpac_hlsq_state_registers, 0xa800 }, + { A7XX_CLUSTER_SP_PS, A7XX_SP_CTX0_3D_CPS_REG, PIPE_LPAC, 0, A7XX_USPTP, + gen7_17_0_sp_cluster_sp_ps_pipe_lpac_usptp_registers, 0xa800 }, + { A7XX_CLUSTER_SP_PS, A7XX_SP_CTX1_3D_CPS_REG, PIPE_BR, 1, A7XX_HLSQ_STAT= E, + gen7_0_0_sp_cluster_sp_ps_pipe_br_hlsq_state_registers, 0xa800 }, + { A7XX_CLUSTER_SP_PS, A7XX_SP_CTX1_3D_CPS_REG, PIPE_BR, 1, A7XX_HLSQ_DP, + gen7_0_0_sp_cluster_sp_ps_pipe_br_hlsq_dp_registers, 0xa800 }, + { A7XX_CLUSTER_SP_PS, A7XX_SP_CTX1_3D_CPS_REG, PIPE_BR, 1, A7XX_SP_TOP, + gen7_0_0_sp_cluster_sp_ps_pipe_br_sp_top_registers, 0xa800 }, + { A7XX_CLUSTER_SP_PS, A7XX_SP_CTX1_3D_CPS_REG, PIPE_BR, 1, A7XX_USPTP, + gen7_0_0_sp_cluster_sp_ps_pipe_br_usptp_registers, 0xa800 }, + { A7XX_CLUSTER_SP_PS, A7XX_SP_CTX2_3D_CPS_REG, PIPE_BR, 2, A7XX_HLSQ_DP, + gen7_0_0_sp_cluster_sp_ps_pipe_br_hlsq_dp_registers, 0xa800 }, + { A7XX_CLUSTER_SP_PS, A7XX_SP_CTX2_3D_CPS_REG, PIPE_BR, 2, A7XX_SP_TOP, + gen7_0_0_sp_cluster_sp_ps_pipe_br_sp_top_registers, 0xa800 }, + { A7XX_CLUSTER_SP_PS, A7XX_SP_CTX2_3D_CPS_REG, PIPE_BR, 2, A7XX_USPTP, + gen7_0_0_sp_cluster_sp_ps_pipe_br_usptp_registers, 0xa800 }, + { A7XX_CLUSTER_SP_PS, A7XX_SP_CTX3_3D_CPS_REG, PIPE_BR, 3, A7XX_HLSQ_DP, + gen7_0_0_sp_cluster_sp_ps_pipe_br_hlsq_dp_registers, 0xa800 }, + { A7XX_CLUSTER_SP_PS, A7XX_SP_CTX3_3D_CPS_REG, PIPE_BR, 3, A7XX_SP_TOP, + gen7_0_0_sp_cluster_sp_ps_pipe_br_sp_top_registers, 0xa800 }, + { A7XX_CLUSTER_SP_PS, A7XX_SP_CTX3_3D_CPS_REG, PIPE_BR, 3, A7XX_USPTP, + gen7_0_0_sp_cluster_sp_ps_pipe_br_usptp_registers, 0xa800 }, + { A7XX_CLUSTER_NONE, A7XX_TP0_NCTX_REG, PIPE_NONE, 0, A7XX_USPTP, + gen7_17_0_non_context_tpl1_pipe_none_usptp_registers, 0xb600 }, + { A7XX_CLUSTER_NONE, A7XX_TP0_NCTX_REG, PIPE_BR, 0, A7XX_USPTP, + gen7_17_0_non_context_tpl1_pipe_br_usptp_registers, 0xb600 }, + { A7XX_CLUSTER_SP_VS, A7XX_TP0_CTX0_3D_CVS_REG, PIPE_BR, 0, A7XX_USPTP, + gen7_17_0_tpl1_cluster_sp_vs_pipe_br_usptp_registers, 0xb000 }, + { A7XX_CLUSTER_SP_VS, A7XX_TP0_CTX1_3D_CVS_REG, PIPE_BR, 1, A7XX_USPTP, + gen7_17_0_tpl1_cluster_sp_vs_pipe_br_usptp_registers, 0xb000 }, + { A7XX_CLUSTER_SP_PS, A7XX_TP0_CTX0_3D_CPS_REG, PIPE_BR, 0, A7XX_USPTP, + gen7_17_0_tpl1_cluster_sp_ps_pipe_br_usptp_registers, 0xb000 }, + { A7XX_CLUSTER_SP_PS, A7XX_TP0_CTX1_3D_CPS_REG, PIPE_BR, 1, A7XX_USPTP, + gen7_17_0_tpl1_cluster_sp_ps_pipe_br_usptp_registers, 0xb000 }, + { A7XX_CLUSTER_SP_PS, A7XX_TP0_CTX2_3D_CPS_REG, PIPE_BR, 2, A7XX_USPTP, + gen7_17_0_tpl1_cluster_sp_ps_pipe_br_usptp_registers, 0xb000 }, + { A7XX_CLUSTER_SP_PS, A7XX_TP0_CTX3_3D_CPS_REG, PIPE_BR, 3, A7XX_USPTP, + gen7_17_0_tpl1_cluster_sp_ps_pipe_br_usptp_registers, 0xb000 }, +}; + +static struct gen7_shader_block gen7_17_0_shader_blocks[] =3D { + { A7XX_TP0_TMO_DATA, 0x0200, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_TP0_SMO_DATA, 0x0080, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_TP0_MIPMAP_BASE_DATA, 0x03c0, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_SP_INST_DATA, 0x0800, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_SP_INST_DATA_1, 0x0800, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_SP_LB_0_DATA, 0x0800, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_SP_LB_1_DATA, 0x0800, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_SP_LB_2_DATA, 0x0800, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_SP_LB_3_DATA, 0x0800, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_SP_LB_4_DATA, 0x0800, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_SP_LB_5_DATA, 0x0800, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_SP_CB_RAM, 0x0390, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_SP_INST_TAG, 0x0090, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_SP_TMO_TAG, 0x0080, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_SP_SMO_TAG, 0x0080, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_SP_STATE_DATA, 0x0040, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_SP_HWAVE_RAM, 0x0100, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_SP_L0_INST_BUF, 0x0050, 2, 2, PIPE_BR, A7XX_USPTP }, + { A7XX_HLSQ_CVS_BE_CTXT_BUF_RAM_TAG, 0x0010, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_CPS_BE_CTXT_BUF_RAM_TAG, 0x0010, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_GFX_CVS_BE_CTXT_BUF_RAM, 0x0300, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_GFX_CPS_BE_CTXT_BUF_RAM, 0x0300, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_CHUNK_CVS_RAM, 0x01c0, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_CHUNK_CPS_RAM, 0x0300, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_CHUNK_CVS_RAM_TAG, 0x0040, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_CHUNK_CPS_RAM_TAG, 0x0040, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_ICB_CVS_CB_BASE_TAG, 0x0010, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_ICB_CPS_CB_BASE_TAG, 0x0010, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_CVS_MISC_RAM, 0x0280, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_CPS_MISC_RAM, 0x0800, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_CPS_MISC_RAM_1, 0x0200, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_INST_RAM, 0x0800, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_GFX_CVS_CONST_RAM, 0x0800, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_GFX_CPS_CONST_RAM, 0x0800, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_CVS_MISC_RAM_TAG, 0x0010, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_CPS_MISC_RAM_TAG, 0x0010, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_INST_RAM_TAG, 0x0080, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_GFX_CVS_CONST_RAM_TAG, 0x0064, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_GFX_CPS_CONST_RAM_TAG, 0x0064, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_INST_RAM_1, 0x0800, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_STPROC_META, 0x0010, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_BV_BE_META, 0x0010, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_DATAPATH_META, 0x0020, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_FRONTEND_META, 0x0040, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_INDIRECT_META, 0x0010, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, + { A7XX_HLSQ_BACKEND_META, 0x0040, 1, 1, PIPE_BR, A7XX_HLSQ_ST= ATE }, +}; + +static struct gen7_reg_list gen7_17_0_reg_list[] =3D { + { gen7_17_0_gpu_registers, NULL }, + { gen7_17_0_dbgc_registers, NULL }, + { NULL, NULL }, +}; + +static const struct a6xx_indexed_registers gen7_17_0_cp_indexed_reglist[] = =3D { + { "CP_SQE_STAT", REG_A6XX_CP_SQE_STAT_ADDR, + REG_A6XX_CP_SQE_STAT_DATA, 0x40, NULL }, + { "CP_DRAW_STATE", REG_A6XX_CP_DRAW_STATE_ADDR, + REG_A6XX_CP_DRAW_STATE_DATA, 0x100, NULL }, + { "CP_SQE_UCODE_DBG", REG_A6XX_CP_SQE_UCODE_DBG_ADDR, + REG_A6XX_CP_SQE_UCODE_DBG_DATA, 0x8000, NULL }, + { "CP_ROQ_DBG", REG_A6XX_CP_ROQ_DBG_ADDR, + REG_A6XX_CP_ROQ_DBG_DATA, 0, a7xx_get_cp_roq_size }, +}; + +#endif /* __ADRENO_GEN7_17_0_SNAPSHOT_H */ diff --git a/drivers/gpu/drm/msm/adreno/adreno_gpu.h b/drivers/gpu/drm/msm/= adreno/adreno_gpu.h index 1f201322cb6e..114a40f79ef3 100644 --- a/drivers/gpu/drm/msm/adreno/adreno_gpu.h +++ b/drivers/gpu/drm/msm/adreno/adreno_gpu.h @@ -562,6 +562,11 @@ static inline int adreno_is_x185(struct adreno_gpu *gp= u) return gpu->info->chip_ids[0] =3D=3D 0x43050c01; } =20 +static inline int adreno_is_a722(struct adreno_gpu *gpu) +{ + return gpu->info->chip_ids[0] =3D=3D 0x43020100; +} + static inline int adreno_is_a740_family(struct adreno_gpu *gpu) { if (WARN_ON_ONCE(!gpu->info)) --=20 2.54.0 From nobody Sat Jul 25 04:54:16 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C96FA3A1E80 for ; Fri, 17 Jul 2026 20:42:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320949; cv=none; b=r/NLF/D5TRftL+HsqJ+tV0J4p/MkFlndZzc/9u4Bo7GZ8CEN0qs/kKSIjBCLTlwq6CONJ5H1MEFTblvKXRZLpT35ycWUHjJ3EY/sqizi+Qh17RfJyiwdsH/TAbfMxKY/Ar7A0S1bJ/exSGYlLKvMsFUy4IXnYROxjAhG2xDXIpM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320949; c=relaxed/simple; bh=A2VsonGAk/WOFU4rW5YOJ3BUlJlJl5QyL5jYHngu07I=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=YVaYKz1I2d+SprmJx4ffIo6XwLrzMZeh2QB4EiGlJhb2oWLsDNdlcgyjTc1mOUM6MAlsFCRIqJZGqnCrHzWV486YYMUr0noNTx8ZtkCUkVZmEvxTagTT2faV9xFQohTzWaDfNQj67QTdxJRCCZhYqbieXY2l4kdTf9xdNwRkVkk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=g++Cc5C0; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=WNg3pepQ; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="g++Cc5C0"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="WNg3pepQ" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66HJtRll2751813 for ; Fri, 17 Jul 2026 20:42:26 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= jhtEkaAJenJ0hU5bVGOGxpv27XZDgT+ujwuT8/gsZBo=; b=g++Cc5C0YYJJ8Dk/ LGGXvFZII+10CKTxAg7HF5JIbEdKqq3swihLsV4xu75qj91gk24AjmkNlMAn1T46 bKHViNP5g+EgJfvw4HQ1Yj6S5B7PgNsc9MXj0nMUMawOTNXcLHN9NjGYYK9sB03I jVpxCcYB2HE7oW/VC2M/v+n7bqZAnLMLLMxBfXh0bRSOo9HWNbmH8fKe7BFpyVPF reeNtbuuZSEuDFa6IoC0ps+qDgUfO/hMOfYiDLQmGlLpRcGf7StQ+eXTkkeQ90he LaqVIZsYu1Z7UWm2FUq0fGUDMsQu30VBdhmw7LEQDizPgwI1hrIgt3Oajs9+JBVm XJOrVw== Received: from mail-pj1-f69.google.com (mail-pj1-f69.google.com [209.85.216.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ffpug19wt-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 17 Jul 2026 20:42:26 +0000 (GMT) Received: by mail-pj1-f69.google.com with SMTP id 98e67ed59e1d1-381250979d5so5562628a91.0 for ; Fri, 17 Jul 2026 13:42:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784320946; x=1784925746; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=jhtEkaAJenJ0hU5bVGOGxpv27XZDgT+ujwuT8/gsZBo=; b=WNg3pepQ+0Vzw0e+scBpK9qIfo7zB73/HXWMOhQLa6RgWVWO0Z8EDxKRi5PpPrlCAG RmyBKB9a+qbvj/exsAR82QyJo2/UIN+5kAAaaouK2JTKe16a8vVSXTOei3QfW6pMMIw3 8gn5KSUm9/FOWrBKoeWYV14P7wCSnJHRTY38wj5FP/o7BdwqY9mQPrrnieBV9qf1l9kZ QSsoSDr2U679A78BmdfsauMfgNp3dFusuUOKbFM4T/ibPEAK7JxswS3qr8c0o4cmbLAr LfMgTtBYKha1UDCP6pnMB5QRFXpqqd5V6YOrtcgBv3RCfTd2BHXYqJi5oB2Tzx44rVtW R/WA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784320946; x=1784925746; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=jhtEkaAJenJ0hU5bVGOGxpv27XZDgT+ujwuT8/gsZBo=; b=PQJQA/YOgRojAWnTK+wmJbbgt5ls7woHFw4IvSIs+RdBFaWFBxmolobB2Aba3ppGTd yznBVvNPAUZXnUwvRBfhliFyNyL3NmR0KQ+n5Rt3ZALPcwgGYtkCMlh6cpA6VYclI2AG MPha51c9nGw5fx6+x85MS6hmjKpl4emFfxTSUbWHQ6yRHTJgLgGqsajO9FS1omSFn1el YMpyuAVaxbNwtklMfWbfrtGIivGI0zRFFBfQSGwDw5ofH9Ef0RNvDTP5Ec9Ar95L5WRm lCYP00hVrbQypaot5/akGdaaxhkmSjVN4iBA5RmvPfIMYOi6ka/9qHuh2VsjGN+J5uh3 wc1w== X-Forwarded-Encrypted: i=1; AHgh+RqERSG9j3NMrlXlpUOgcTHoxC17dGZVJSyh0U30i7H36SCPLAvIs+2z0rtGBqO+INgP6yS3ZDcnpXmZHHU=@vger.kernel.org X-Gm-Message-State: AOJu0YxOIlpDATcMwPydks6OSVgAwbBh9TjpHxcJymDuR5vDpsfj5yD4 bKDmYJct36PtsZKhCyWnX8OirttbgOnftN+cAOoJAWwqxlBQLoTrFV2AtY8ttvNCy6ybDuzoSmi bumrZR8jbB5qJnzoXBiYyXZj/muXozcuCLKimytGziOzY8aG8PT01Mc36HONiqu0dCg4= X-Gm-Gg: AfdE7ckdGmWbgrkBpGXjcdmlxQ5M0zhdPcRFn2cTdcPmhB3saoTMZDXYFN0KY8FW/sF uDh3VGnF7BtwsgzvTS+QNSo4jso0EyWi5MIT8i9KPWwVxdZMUUyKBDBVvHgSeFFQ+ShTIL+tjH3 GF5avVofqFMgL6f/EfTX/5/w8wnTR4UIjhHGo8H2X/Hql7RlLkmgjHK/Qt8D4yj3jIpX3kditcu qW2xy3m7okGiwLPz4whfOp62FwrWUAezwfK1kNLiUz5s+jCiJlvofXzWLhGL0IWPbwkzD96zdcD XxU5ZjVD+yikSCjbBMXBrL7t5cDMP79T2oVzxV5w+EQAsacvDZhDr7gog+XbK0S7TdHNIj+MCDT +7do2c4KKsWw3syPYi2QluUnK X-Received: by 2002:a17:90b:3f85:b0:366:10f1:3d91 with SMTP id 98e67ed59e1d1-38e4b3dc094mr4230482a91.1.1784320945471; Fri, 17 Jul 2026 13:42:25 -0700 (PDT) X-Received: by 2002:a17:90b:3f85:b0:366:10f1:3d91 with SMTP id 98e67ed59e1d1-38e4b3dc094mr4230426a91.1.1784320945021; Fri, 17 Jul 2026 13:42:25 -0700 (PDT) Received: from hu-akhilpo-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3142a1e348bsm11322997eec.25.2026.07.17.13.42.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2026 13:42:24 -0700 (PDT) From: Akhil P Oommen Date: Sat, 18 Jul 2026 02:11:29 +0530 Subject: [PATCH v2 4/9] dt-bindings: arm-smmu: Document GPU SMMU for Eliza SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260718-eliza-gpu-v2-4-64379dbebd7a@oss.qualcomm.com> References: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> In-Reply-To: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> To: Rob Clark , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Will Deacon , Robin Murphy , "Joerg Roedel (AMD)" Cc: Puranam V G Tejaswi , Abel Vesa , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, Akhil P Oommen , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784320899; l=1190; i=akhilpo@oss.qualcomm.com; s=20240726; h=from:subject:message-id; bh=A2VsonGAk/WOFU4rW5YOJ3BUlJlJl5QyL5jYHngu07I=; b=zrhPOCHooo2chb6Nfl5XD3FoSGfFuqiqKsCyL8WnuhUoa9KSgaCthbOm2ZQw1aKW/dQRH6TOg Li2Lbjrd7/DAd//jYP+/4uSrdQB0BTkMd/1iEzhPHbwlXmqJKEUSKvp X-Developer-Key: i=akhilpo@oss.qualcomm.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE3MDIxMiBTYWx0ZWRfXwOE9ZGs+ev23 wrupigvdRneuOv5632+LTP2lVcrsItfooir0bI8w0GTuHWrI/uQVoin0H3/sL6e4xAU+TiVfQMr CuylLrj4TqnvgPBiGeIHRP/5IsxHH8GblH1IRxuttxFnUuxFNgPD5DIjC7YLoddWp69Ir9PEbLm 3I9vmkulVoHWPUsfMYNRyuBvUyJWmvHeN1Eu1O+9/rNcOofAcTZUxPXoktpVWj1sCJwd7QQ5GsG 4Q6FE3y8WEgYSV3MI47m/P4uPLS5QvTP574T1BW9yXZQL+/Jz6POkAkfn9N08oL7nL/qFHQlWJb DWfxe9yuEGQO8w+aJhYDY+aT+F7Shkpi5nl+iU1F9UqA4L1IPEjnwcLpixQh7Q7ppMGD5/BR2es M7vhnudl+AZwlIwnRUvQaYSAd15mLOXgeLiQ39w/M761xeJjS6IQ5rb1otVF+ojKO9VMdZ2MEUp B3zK5v6+vfh9z+yY8mQ== X-Proofpoint-GUID: eVFID0YT60mLoyh3tdc9Dq4LHLdUUX0v X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE3MDIxMiBTYWx0ZWRfX2S16EsYhqXRw Wtgs2+2XJxczGZPMfPk3PL+F+E8Sg5cflsUkcmg8dEn3Q8ezfnX3XzuSYXmbQ1XHOoBS7Wsl6z6 0hIjBFsWdLHP572XlneyKw+/3ozudoM= X-Proofpoint-ORIG-GUID: eVFID0YT60mLoyh3tdc9Dq4LHLdUUX0v X-Authority-Analysis: v=2.4 cv=Q63iJY2a c=1 sm=1 tr=0 ts=6a5a93b2 cx=c_pps a=vVfyC5vLCtgYJKYeQD43oA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=iEDX-NX4Me02MYkbRrQA:9 a=QEXdDO2ut3YA:10 a=rl5im9kqc5Lf4LNbBjHf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-17_06,2026-07-17_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 phishscore=0 spamscore=0 bulkscore=0 suspectscore=0 impostorscore=0 priorityscore=1501 malwarescore=0 adultscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607170212 Add specific compatible strings to document the GPU SMMU present in the Eliza SoC. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Akhil P Oommen --- Documentation/devicetree/bindings/iommu/arm,smmu.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml b/Docume= ntation/devicetree/bindings/iommu/arm,smmu.yaml index a701dec2fa0a..ed556683817c 100644 --- a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml +++ b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml @@ -95,6 +95,7 @@ properties: - description: Qcom Adreno GPUs implementing "qcom,smmu-500" and "ar= m,mmu-500" items: - enum: + - qcom,eliza-smmu-500 - qcom,glymur-smmu-500 - qcom,hawi-smmu-500 - qcom,kaanapali-smmu-500 @@ -570,6 +571,7 @@ allOf: compatible: items: - enum: + - qcom,eliza-smmu-500 - qcom,glymur-smmu-500 - qcom,hawi-smmu-500 - qcom,kaanapali-smmu-500 --=20 2.54.0 From nobody Sat Jul 25 04:54:16 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 43F73340286 for ; Fri, 17 Jul 2026 20:42:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320958; cv=none; b=AsePRbPXq+V6iA/a04jN2g2AZHhGyP3IwlX1InqRE4cafcRJXEtyLVLVub1rTZM9pCjjZyVNLcd2i63lMj6KcgBMJC6QOpETG9CuxVYaxesBMxoFTdwq1twpmn7+X9Wg11m5QgmyYbTDNrxs7nsFVn5f1DrelARQQ8636MR9SY0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320958; c=relaxed/simple; bh=9Brf+yWI1x+F65UFC9Bw1afbeyT16t4oVeyZuscMvkg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=JwZY8MEB2yLwJMHog9rEskE6kHXl1VJVMOdGFQCX7a6/9PAP2Jng8QhEWDWSju/JGYr/EmAIU0BQBrlsnrVbdIZsDSn/ON4qADgBglQ0Nuoj6IKsRiG1wVgNTSsPfG4969CFE658yTArsLB/bvFlDGrCzEmrt2tS5N6phiRj/RI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=S1+sFPv3; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=fGaKtUl4; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="S1+sFPv3"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="fGaKtUl4" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66HJtN8r2751682 for ; Fri, 17 Jul 2026 20:42:35 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= q61K7rQL8TzxQSbcJjMDH84anlusBLwuWl2h6jLOOmQ=; b=S1+sFPv3oD8ZA4D1 6NQJIZ1xqUfwllz50zIRqPmGzoEcg5+y2zpdUY6J3qfkScQ8DgHhkxXU27swrtcj tbBLWU0DDrKFCJPEtMiqll4uU1IQjxCjdKgApxmZEWMfJR5bPsPzojfj3rnxRzEv BcE1+0Aw15aX8ItF7etjkVQnPpRMDGUcvFa0b0cwVzCjKjMn0fkUs/1T33ZEHk4Q E31ptetYOI7hUXTz4KSjywLE64xSC78GVEgwYW2bQxit3gP+5Zcu6bYbaM7T6ov0 fG/kEgxpKy43MxYDn26ajGVwP+olmkvIGDlEBGzBOTTsnKt/JW9TsrVH3Ui4OK6P oTdVhQ== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ffpug19xm-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 17 Jul 2026 20:42:34 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-384419c6c74so10454887a91.1 for ; Fri, 17 Jul 2026 13:42:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784320954; x=1784925754; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=q61K7rQL8TzxQSbcJjMDH84anlusBLwuWl2h6jLOOmQ=; b=fGaKtUl4kqnFg4m2Xfzx1rtIz2jt9Z0JmZcKH7jgXYBu3WP5E0gImYo1NlWpjYy8wu bGJ5kp9Cy9a5nG2iI4LkBtMa2aaNjGc/UdF8GNQ5XAwEyM1BJhbeRTokcrDIxKXYAnzm 1RZAtHZ+L8oBUtQo7tyHtX11bh88zFKeaCLsn/xBZ+H3r3dF9ROMRZnOnQHRaMyGPvU9 T4A4njqc7rGBGxZa/WrDuQyJzDasj2RkgkpvcI2yxtyl79yjzEjsy6XlDsk1yQDTR6Yv WePfVRdoY/KRuBZAHT+5eaC6UQZUXb1OVEY5W6sT7WDw3ALytnsd7kPa9Nz8lNqQ6vQJ z4EQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784320954; x=1784925754; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=q61K7rQL8TzxQSbcJjMDH84anlusBLwuWl2h6jLOOmQ=; b=LFnGR2xxPO48ncJNv7bITsWdcebXLfI7rJoUwC7JCCAE0stNd4aBsYgS/nfXMAwRA+ ofh7qquj1yQ1ddfPpme3og3KlLT4TQLCXpfIwtVixhcr6/JsoKVvKbp2yEuoYZwoT4lY O4JoSJogk2+/isaWBArWLcHXIgCO28zJYhY4Hzv4+htypQquoeQzSgSY1ma+lFpUE+M1 c+hLVwZI1y9OgIso+jnoeehHJIt37wR3uMs8yzJdBk/BQhuj+5d3YkqDPWsCWL29wz1Y y9+IwHUC+virqzPnQArl3JwM/+DJh9B8xQC4oYO9VXxk2XnKlkj4jdpAeYmomvet9tDj agbA== X-Forwarded-Encrypted: i=1; AHgh+RpnKNFPJ6iniuHkVX/LEDmVIjeXCxKPVRY3xN1D1eQYQ6HDUG3r05BLEFgRwGfzYxiSibTQkJbEQeTv38k=@vger.kernel.org X-Gm-Message-State: AOJu0Yzr/UwV30yax0D9j4pH+qwYHLIO8zVW6CGhbyzCgqueP5xP8uig HB1D4/m7LHoZG3iD7pRdmQGl3DY5Q00OxCZe0BLWcazkgca7+RLxXkcnLiS7IqtQvzZ53jpQstG N4TQ0Gl8Uxqs0EfNctlHptNEjqaJVO7FVgqba8jxkCg6+ErvdtLy9fll4D3aC39amX4s= X-Gm-Gg: AfdE7cnFMq7w84Skn/ggMqyjqVe36nwOVMKAC2/wFrkutRdRlKPeW4BNzOswWaqZzmo VTIxFsoVAJ6lRHf3fTComvZlGM1GRxkma6uiBXNwOBItB9F7SJFs4cfw1EzaF7cH+WBsSlABWwX bhR9656HfLZrlw/NU+QNoUXeFotTJjuPmTkcZDptpu5wQnHT8+sRUMQsKjxogQwV57Yt6A3PAQ3 GRr8E5sEI4b1v8ijyv15PIGN5iB0IQfJ2Qi2wlNvEwMIrFGFoxKMYdMzdYZiiO+SDy+48LlTNO3 AkuZ78nlKqgZZUu1Q+h9i/xG0CCKukx4VJu3IBlf6HDU5YNdUqDozpTQUxYcyNjfEbM7ILR3t3j 5TimWTGNY6ktzq3E42KAw0vat X-Received: by 2002:a17:90b:3f85:b0:38e:3fdc:62e5 with SMTP id 98e67ed59e1d1-38e4b479ecfmr4276408a91.19.1784320953910; Fri, 17 Jul 2026 13:42:33 -0700 (PDT) X-Received: by 2002:a17:90b:3f85:b0:38e:3fdc:62e5 with SMTP id 98e67ed59e1d1-38e4b479ecfmr4276375a91.19.1784320953504; Fri, 17 Jul 2026 13:42:33 -0700 (PDT) Received: from hu-akhilpo-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3142a1e348bsm11322997eec.25.2026.07.17.13.42.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2026 13:42:33 -0700 (PDT) From: Akhil P Oommen Date: Sat, 18 Jul 2026 02:11:30 +0530 Subject: [PATCH v2 5/9] dt-bindings: display/msm: Document Adreno 722 GPU and GMU Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260718-eliza-gpu-v2-5-64379dbebd7a@oss.qualcomm.com> References: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> In-Reply-To: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> To: Rob Clark , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Will Deacon , Robin Murphy , "Joerg Roedel (AMD)" Cc: Puranam V G Tejaswi , Abel Vesa , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, Akhil P Oommen , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784320899; l=1977; i=akhilpo@oss.qualcomm.com; s=20240726; h=from:subject:message-id; bh=H03u72Mj2+0Q/DcdLyrGjsdWiF04QoAQmREqPJ+DCmI=; b=SJZVRrqpECN/vKCAH/EzAokdNAPN9nODY536Kc/SKD/uVN/Wi+sIO/cXcpc14W8BcSLEm31gH 3S8w7NqkDqRAHSQssaeMIUwci5dn3785frvA+sLtN95U3m9ljtJW6d2 X-Developer-Key: i=akhilpo@oss.qualcomm.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE3MDIxMiBTYWx0ZWRfXwWB9ZtPyYGWD azHhVCmyFRYJdRzrI7tq3SdX/A4qB3ktEpObNg95HR0WupUhPZqx7YuENwXvLiwsl2VubyPqwmq ueoIhdZy48+mkCoch0Pz96c6an210UhZq9tKTtt9LXBdt6ZEvA2Ynou2Ye+glVJ5odqbGkqTvMy vwqVU7G13aoUN9vrNtzthoDIBxFujvuwEId0q/Lzg2ejk5Y0736KMjzXpsKraMXfKIv6PuSE9Et zbg/SYjmvLd95cscV+eH0C9Y1D6xWPdWL9qZFNXFUakfITMvkqRfQxnMb1RH+nneqR5zr2SjmT6 eV9GwHHO3BPzhUHVCTjxVbvNURhmaLSUPu9O2AdQVFPCCHw+4WAlgcWywe+xliP33Gh2LkACi2r 3fVXwu+SopAXwAf/+gf10FxcXge8BHh5LPjZIRVWQbSPnONcG3aWAnhZqDKspmIuR8gOwN+FmX5 uQxiWGv9o+6yxt5FgKA== X-Proofpoint-GUID: nWBe2qoJCGhtjFtqiISP9an1RgNObFgU X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE3MDIxMiBTYWx0ZWRfX2IGbIXUHsYU7 QBqncT4Yb1KliSklSJHiSSTlSWEHZ4ryfHXYlSMDHemuO/tS/KvlYOMsgpN44oC3jgDOkz/eE9z iw8/w/56GfoA+VFrMsXM4x60rDoos2w= X-Proofpoint-ORIG-GUID: nWBe2qoJCGhtjFtqiISP9an1RgNObFgU X-Authority-Analysis: v=2.4 cv=Q63iJY2a c=1 sm=1 tr=0 ts=6a5a93ba cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=byR7QgRKzgUKQ7cIeKEA:9 a=QEXdDO2ut3YA:10 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-17_06,2026-07-17_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 phishscore=0 spamscore=0 bulkscore=0 suspectscore=0 impostorscore=0 priorityscore=1501 malwarescore=0 adultscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607170212 From: Puranam V G Tejaswi Adreno 722 found in Eliza chipset belongs to the A7x Gen1 family. It is derived from A730 and shares the same IP-level configurations: HWCG registers, protected registers, GBIF CX registers and gmu_cgc_mode. Major differences include lower cache/core counts, 1MB GMEM, no Concurrent Binning & LPAC support. Some of the peripheral blocks like RSCC are from A740 that resulted in updates to RSC layout. Update the dt-binding docs to document this GPU and GMU. Signed-off-by: Puranam V G Tejaswi Acked-by: Krzysztof Kozlowski Signed-off-by: Akhil P Oommen --- Documentation/devicetree/bindings/display/msm/gmu.yaml | 1 + Documentation/devicetree/bindings/display/msm/gpu.yaml | 1 + 2 files changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/gmu.yaml b/Docum= entation/devicetree/bindings/display/msm/gmu.yaml index 8578c2f8122e..9e459f12ce3f 100644 --- a/Documentation/devicetree/bindings/display/msm/gmu.yaml +++ b/Documentation/devicetree/bindings/display/msm/gmu.yaml @@ -262,6 +262,7 @@ allOf: compatible: contains: enum: + - qcom,adreno-gmu-722.0 - qcom,adreno-gmu-730.1 - qcom,adreno-gmu-740.1 - qcom,adreno-gmu-750.1 diff --git a/Documentation/devicetree/bindings/display/msm/gpu.yaml b/Docum= entation/devicetree/bindings/display/msm/gpu.yaml index dbbd8b814189..d096632694c9 100644 --- a/Documentation/devicetree/bindings/display/msm/gpu.yaml +++ b/Documentation/devicetree/bindings/display/msm/gpu.yaml @@ -443,6 +443,7 @@ allOf: - qcom,adreno-680.1 - qcom,adreno-690.0 - qcom,adreno-730.1 + - qcom,adreno-43020100 - qcom,adreno-43030c00 - qcom,adreno-43050a01 - qcom,adreno-43050c01 --=20 2.54.0 From nobody Sat Jul 25 04:54:16 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 764533A16BC for ; Fri, 17 Jul 2026 20:42:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320966; cv=none; b=ZxsdXXWll7I48Ja1vUFhdXCOtxKTDc6DwSg5aeXBOPDMy0DwurM4Al15nnHste+L2TqFdUCyjIlZcOo0Vq8lSwU32EfBUljVrJc45qEcfx1SAShW6BJrnvym/7TEc6FGsLwnJRMaUb+CzjNPzxu0kQ6kua0YgyfsxDoGk+f2hxA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320966; c=relaxed/simple; bh=VxVfs90+RVyIFj8A0qDzTyazRfecJmozpZRL0X2Homw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=lwrd4aGTq1MqEDvqCqWbQPihDC6oTKmfBvM97ZtZSRa9FDK1khq/ZdgyEIlMvRfmFh2jOv78gbDHtQeA1l70T+duLAHUj6Td1hytwx2cSqhCaBBZ6s+mhtibpmtjAs2f5zmVsGGnJx6Hur/q0NqIQqdm/+ZQbhkJy5PNJBu/sj4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=GD3fzSng; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=R27g43d/; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="GD3fzSng"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="R27g43d/" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66HJtdWO2906447 for ; Fri, 17 Jul 2026 20:42:43 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= IJ8bK+zwxNxvelEPDVocGsp3nSNFU24C3BcvFq2dA/g=; b=GD3fzSng4mzaN34w lyG3oR0LBYUx3m+Qt/0ZhEE4VliGMDFm6RGxkvWJGSIITjX0E0PIklvvwsPM6VH2 kazsXfSDaTgjfy0QA0mp+cdKHIegZGn+dKWdOUtkksdJ6EESL7y1JO6MHn7zmnL7 sn7zeT/ui3A60R2MOqcqLdahw0HdPzn5/q3ZGdaiUVQw0QxcaELNswEc1Keb8wWh PYvfue02YKfPd2zbto0SUbUBpe4RJRJGlWFhIHMatbYBdq1KMPdYE8RAqCeYtx9o J+kjitAFjiqDO1dexz7SHzgKYcnvP1DPAHd643M5Grm+4UrXs1o7CSOceq9ex3ha U5RzAg== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ffrsq8qm2-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 17 Jul 2026 20:42:43 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-38e11baa66eso4947317a91.2 for ; Fri, 17 Jul 2026 13:42:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784320962; x=1784925762; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=IJ8bK+zwxNxvelEPDVocGsp3nSNFU24C3BcvFq2dA/g=; b=R27g43d/BvnWL1klHGO8FLlXfgQQJdssOgOy7x/bDc+4BDVNiiApYtoYp0/dTYzQBy kTZiaZpuEjg5FiH2NF3PtnJsFcGdfdLdTxFUH+o9qLmNO9zFwxVgomhprS1Kb4a0xCyd sIygVMZQ3Gg0tUWl9R1ANOKfNZKh4793pM40scHo9ULtW50Hy4dRjGicvq6ly5C4Aoo4 vzMOwMTN5YYGJXFPBKhiWGZELoZUav/3IUSQXpFkDQu/QymbVSbagZqW/e0vRjiU8GSY 8oRSYArhql7D3fz3NQHdf5vDo9GXQBL+LqZS1minSTXLn/mQUTx3eTRhRLx0p9ZCG+ti i3YQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784320962; x=1784925762; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=IJ8bK+zwxNxvelEPDVocGsp3nSNFU24C3BcvFq2dA/g=; b=A8yDGXfEdhNWVdasEptuVRTR/mK+Y4bXxOIU43QriyY5IzamKZ6M/UolbjFJ+fziqj xVQZD63NOUF32rRy1t123dxC9N2qJO7zQy7g1ntPWI0J9JF0LPzMIBWMFzzn32Qn6kps d06Bn+SRQVqX4xFHNEpDContD469KgjPeYB7vkqTGru0H8+nBuU+w3/V3dZTbaKYXvuP LkK5lPJaHEy1qchFSdWRmv3zlbb04yOfmjloSADTH+JCZU9DVJ6Qbonw5pTSBTanvkkF ag0KVw/MEX1ASLtP5UVBd5JcISxgCDgM+wnIgaqWX9c+0hhLY6Izfrg+tHxb6NyeH/D9 seMw== X-Forwarded-Encrypted: i=1; AHgh+RrnXX71LSlv3pwr0IkwKlBRtLtVGnSMG4xvkaoFrUZUsSaFnThsLPK+zNbHyTw1mMXfqGDucv7rWJKKCNs=@vger.kernel.org X-Gm-Message-State: AOJu0YzhBMiqbd9H1PtJ+By8Fp+JvhaSOrN9QXxfr+WPc9X3dT4dPqNU tGKT/88L9ms+C+cwxX8pFndishYvGmv5egIFrILKJFyGtyHq/kKefkQbHn5uiKM/32nS2ZOsSDg SGrtt1coN3QGoAEeyNDbaPUShkIQo3MGgnazog9uO84I4SLThuxNo+Aw8lE7gmwkXa54= X-Gm-Gg: AfdE7cnhL4U6anuMhD1qdk7m0lhFtnygB/fMNQn0XEjxhVRfxR2FwC5O7Tf7cu/ByZ+ eUfQzi0BSc1ANyOf0nC9hwXWUJSFzoMi/EXVCM27iw5ThaZ+Rus3qYQUdM9hXCiyYCnRqo4+xI3 zrA90VOq1ZmK0q2+kNAGPJNg7ZnwVHgqtuIYvW9gr7xDljAAWz68H8gOFJxs0x3TJMRDZ7ryUnM /GfdGNCknvf2upepujanmNiElYQulPlyK8LQ1M5lWLXk/JGdDD72mMuIvJpgtl36zhfLTre/XqI Z8czmcNUF7L+DIkmVAVCFIakTr4Fta3CwC+nB6m21fn6UiVzxe7QtUBssC/Y+hOhHvPGIaA68Gi rytIiWo/wtnvn1/lK+1AwlcYX X-Received: by 2002:a17:90a:d44e:b0:38d:ddc2:7ccb with SMTP id 98e67ed59e1d1-38e4b3d0fdamr4149508a91.1.1784320962253; Fri, 17 Jul 2026 13:42:42 -0700 (PDT) X-Received: by 2002:a17:90a:d44e:b0:38d:ddc2:7ccb with SMTP id 98e67ed59e1d1-38e4b3d0fdamr4149477a91.1.1784320961810; Fri, 17 Jul 2026 13:42:41 -0700 (PDT) Received: from hu-akhilpo-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3142a1e348bsm11322997eec.25.2026.07.17.13.42.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2026 13:42:41 -0700 (PDT) From: Akhil P Oommen Date: Sat, 18 Jul 2026 02:11:31 +0530 Subject: [PATCH v2 6/9] arm64: dts: qcom: eliza: Add GPU SMMU node Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260718-eliza-gpu-v2-6-64379dbebd7a@oss.qualcomm.com> References: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> In-Reply-To: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> To: Rob Clark , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Will Deacon , Robin Murphy , "Joerg Roedel (AMD)" Cc: Puranam V G Tejaswi , Abel Vesa , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, Akhil P Oommen X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784320899; l=2286; i=akhilpo@oss.qualcomm.com; s=20240726; h=from:subject:message-id; bh=q+INaEIUNj0EXeDmcw5Jx9wg9/Og5BIcLTww5DoAVnA=; b=Xr36ABXncw9ToqIETUKiq9f7DTuutD8YoPX7Fr09ffFks3kKWGRv7D5+Z2AlU0qI/PcuMN7JI vyF+B9p/KGSBhQbdfWh2JQz3GCVlOhZthUh2mx0IpSvMqUeKCWSYaS+ X-Developer-Key: i=akhilpo@oss.qualcomm.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE3MDIxMiBTYWx0ZWRfXzMgp23KEk1t6 g/M8Pw5UseeiC+A/gh72YIAkPrA/vAkzk7ejbIQD2GAfb2D7MnYQ3i4/mf78O3kJnbeiKPHYi9V 6mh7yQdwKlzwOrlS7G0XH1qN8j8UhGU= X-Proofpoint-ORIG-GUID: 0-d9Dw0nS6nVbLOGnc1GluGEIuOSeSII X-Proofpoint-GUID: 0-d9Dw0nS6nVbLOGnc1GluGEIuOSeSII X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE3MDIxMiBTYWx0ZWRfXzl9+GdFTxBEO 9fhLx3AzjQ8G492tAgNN4c+pMl/mRw8gNK/MBavw9p5zB4fKkJNqr+sAnvFgOz01MpmyRYrpl/R 75V1VRzdFHLxgRyT8r3rBu0BFAV8s7pWAE9/F/s4SIKHwKDs+eeLX+K++0gJlul5TWPiUpc4nNn i6QJ998o0f/v5zC414IADoGJilr/Mv92yaJVadbPn/sCyB1tfVyhkKKijSDkLkKir5JAveSLy3f ZeRlbFYe2uGOi/tEy8onnaPQCK2EWUEedVQ35+gGbD+C5sS21CMgFrwFltoAsDR6Zku7HbHBS7C DVgsj6BKf+hROX6WI9iyoyoSiI3iuz/gPwrP4Y2FwHBWGx3toYtl8GgAeaaOmIqH0dkm4IGqsEc fT65yFtR6xhdzgtuCPNQJH2cZvgZqd3zg22SLYuSHX1Gq/if0uJuPvzlvy9O4f1N4n5NKzBGy0m 2b3XoWsZe+659zbXfbA== X-Authority-Analysis: v=2.4 cv=OJIXGyaB c=1 sm=1 tr=0 ts=6a5a93c3 cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=IlPRAfYEAefbqxDJwzkA:9 a=QEXdDO2ut3YA:10 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-17_06,2026-07-17_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 phishscore=0 bulkscore=0 suspectscore=0 adultscore=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0 malwarescore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607170212 From: Abel Vesa Add the nodes to describe the GPU SMMU. Signed-off-by: Abel Vesa Signed-off-by: Akhil P Oommen --- arch/arm64/boot/dts/qcom/eliza.dtsi | 38 +++++++++++++++++++++++++++++++++= ++++ 1 file changed, 38 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/eliza.dtsi b/arch/arm64/boot/dts/qcom= /eliza.dtsi index c5635f22e2a7..e5b8377e6c3a 100644 --- a/arch/arm64/boot/dts/qcom/eliza.dtsi +++ b/arch/arm64/boot/dts/qcom/eliza.dtsi @@ -2674,6 +2674,44 @@ mdss_dp0_out: endpoint { }; }; =20 + adreno_smmu: iommu@3da0000 { + compatible =3D "qcom,eliza-smmu-500", "qcom,adreno-smmu", + "qcom,smmu-500", "arm,mmu-500"; + reg =3D <0x0 0x03da0000 0x0 0x40000>; + #iommu-cells =3D <2>; + #global-interrupts =3D <1>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + clocks =3D <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>; + clock-names =3D "hlos"; + power-domains =3D <&gpucc GPU_CC_CX_GDSC>; + dma-coherent; + }; + gpucc: clock-controller@3d90000 { compatible =3D "qcom,eliza-gpucc"; reg =3D <0x0 0x03d90000 0x0 0xa000>; --=20 2.54.0 From nobody Sat Jul 25 04:54:16 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6242E3A1A35 for ; Fri, 17 Jul 2026 20:42:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320975; cv=none; b=Jn5slAq2JY0zB769wqZnyDqtJ8HiSH/SaupQqwUFdpRme59D4AaohzDVCwYDJRm9+R4wwhZv9IByK9NO0sLjpzFBRw+8Qy8SGMiiFXaDQOUZ/hjraFCqKLpW/2ZWr3nqR7Dpx6gmn4jUkRBn+P7I8JGSva1x7A8hOjqJJELDnBE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320975; c=relaxed/simple; bh=vQlIcgFAKYX/5ZAZklrZCNWjazzEwZ+v2QyY+72sT2Y=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=MhSXvDl1+a95B82F7fNVm5iAZ/GZxUFC3QkK3Sw5FSlhkYirFlWgqHKSN3QebEE7pKCY0Qw7wvwAPA4HpmWITtxxfui7z85nvQDPHZ2/G8lbO5oXPtlwDx0xgPtc/0IcYYEarzYC9h3NRWUgNJ8JcgGIMXqtXhQF0EDyc/xQ/T4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=l+KULMYp; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=j0RRntKa; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="l+KULMYp"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="j0RRntKa" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66HJts7g2824506 for ; Fri, 17 Jul 2026 20:42:52 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= p5EABLMYgrPqX+e6g9POPOLdFY8Rck09SBi7ZSFcSKQ=; b=l+KULMYpfhx31Xm2 SEo+MCsYLBw0rqvsugbSuJE3U8AVVu9n7JQbKyTOwTopsx0Baxebl2TPoyQjTWgP ndTlv6auJpOfA9jfxYIpbn8Wh/D2dNzjTyRQMEUzi7uprVcvljwUkw8NvlFnZVaO 2jb+MQggIjV7J/yERkZ1dw7e59EITu+O2P2P5uMNzvJ9rAFf+0UNL828GGRz+7VT Krbn6NkPe3Gs7OjPVJnBpB3duWq19K0vDf5Wh1HsE5+BoAUeKUbKomCmqeRdy+UO RHCBCGd6QD5xP94aykQe9weASI0/1dW4vQ+1+In5Hfv3UjgsZb9+k8USEkzfoFl7 aBl42A== Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fff8138xy-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 17 Jul 2026 20:42:52 +0000 (GMT) Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-38dbf293831so11025806a91.3 for ; Fri, 17 Jul 2026 13:42:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784320971; x=1784925771; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=p5EABLMYgrPqX+e6g9POPOLdFY8Rck09SBi7ZSFcSKQ=; b=j0RRntKaR2bzf5vlUdcESPDKD8l1FFtPSgrEpVxcpvNOdEzT9Bv0wr97wAA+ZV58t+ CZcpjUlWNxgNVItkdxMvg784r0ESDrlNuYQQh9QBQVOIOCGOrmGYlMJ+3qQdLvJWN/zo c9hbeNpVx+lWyhrw2T3VPOgTp0iywSiZnfP9WQ5mSeJAnpXtaj9uahchfjceSh51P/o2 oYrNABkegABhE8nerZoKGGqDGhTPY8HNX9/TLGZTnwVStNOQjCbEOBHPgoRzgqln9bHJ oo04QsgV2IkMvxY9RuTdej6zXeKRwFH+K+4UUIGz8LB0j3wc4UtPBO1KReNn1Y07rdDa Zs5Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784320971; x=1784925771; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=p5EABLMYgrPqX+e6g9POPOLdFY8Rck09SBi7ZSFcSKQ=; b=YkRoyxY+w0P34eslhFZCQRVjXuccsMaH7k9yIORoA9nJ2u7oOpyY0Qlil0onJVAOIN oUA7Z7Y0h3mrpZXCE2T84Op9+1RC9rthApS6NHjTadBRnaWNgD1kaiipBQ0hugyvcucd 3wtfrdKVuLRu93kqQJ8ykaH2x4YoSkMMIiwpp2jtpZI1F1OuQHM568kzQzNWFDqx1rmF LI5kq2GQh50iPXUE2irJSBI4bXh1Fquvy5pbqTVxoUFINxj95r5yAQEh7OBJXxx05L0y AdYfCySzT0xk8vIUN6+ijIG7+B93kaD09Slkl54UTCM5bYy5g+vP0tijqjx8qNKBJr4r t4FA== X-Forwarded-Encrypted: i=1; AHgh+RpDycpvoh76zBW4y+RgaM2svAfBJa6sKvxIzgW2CYualSUlEwPJKup3cHBVk/5Jtyd1HtIkyQw9VirC5yU=@vger.kernel.org X-Gm-Message-State: AOJu0YxJjswO4bTqBG1ZY1q6FKuXMGg0kiqYekAMENsUVCdE7dqVRKrG 6G/4r1+xvG9E3c0B/zisXIHG0RB/LpGDKVBREPOpINCxO4yKWrFC7gv7D7F5Hz0ALMgqTa0R7RL qSKclsgfP4q+/SwvY8m1MpRpFgPGTUsomUfHxZGBT/v4hKWs8cY+3Klp+lazbT1Kpr2I= X-Gm-Gg: AfdE7cnUS49iI4MaqgPB3QE/qlPjVeS2zSe6fjXDD5FB7PI43+PW5j9k9+H9nMAJ5xE 4Uis8pqch5JxXIFBpYkQVt/Ezln9YpMAN1eUwp2ql6I5syuaQhZC+D1eI4nlF8kUB06UvmFbZtr m2fqtYKd3PjKDNkSnYzogf9yxmdMw9wVDFV8ZSojNAwFD6ifVOR+YOt2rRYAA+MmElLaK7OVsFf dhdJsBiAd6/lTCVYNfWLNHlpw2v+aNehUO4rxEt4B7FJQzCDoNcl+XQdFm3nR8p4PGenCyCcqom jiNfC5Br6h49Yksd99jSiP+q7fnwDPG5yWBVCS/g49wfRNPXeegAbLftv6qGwNa3fAdvzj0nzwg sFRcprfUrPjEiTurOt7Bd7Puh X-Received: by 2002:a17:90b:4d09:b0:38e:2fa0:491b with SMTP id 98e67ed59e1d1-38e4b594eb3mr4384618a91.31.1784320971039; Fri, 17 Jul 2026 13:42:51 -0700 (PDT) X-Received: by 2002:a17:90b:4d09:b0:38e:2fa0:491b with SMTP id 98e67ed59e1d1-38e4b594eb3mr4384579a91.31.1784320970601; Fri, 17 Jul 2026 13:42:50 -0700 (PDT) Received: from hu-akhilpo-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3142a1e348bsm11322997eec.25.2026.07.17.13.42.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2026 13:42:49 -0700 (PDT) From: Akhil P Oommen Date: Sat, 18 Jul 2026 02:11:32 +0530 Subject: [PATCH v2 7/9] arm64: dts: qcom: eliza: Add GPU nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260718-eliza-gpu-v2-7-64379dbebd7a@oss.qualcomm.com> References: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> In-Reply-To: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> To: Rob Clark , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Will Deacon , Robin Murphy , "Joerg Roedel (AMD)" Cc: Puranam V G Tejaswi , Abel Vesa , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, Akhil P Oommen , Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784320899; l=5441; i=akhilpo@oss.qualcomm.com; s=20240726; h=from:subject:message-id; bh=Tc760x2HSzCAh01NrUqagWazPo/xG5E3TZ5FY+sYPYo=; b=HA2PZqykYBrV4RxYXVrVfdMUsWyeU8C73KsGv99Xxxv8wFWMitPeXYsK/BRKzqOJIoyWF4R1r moUX080nk0OB48kkfTJC4ii2Cs8Joi8F03FvySccGIMkTAqODwsuEWv X-Developer-Key: i=akhilpo@oss.qualcomm.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-Authority-Analysis: v=2.4 cv=RbqgzVtv c=1 sm=1 tr=0 ts=6a5a93cc cx=c_pps a=0uOsjrqzRL749jD1oC5vDA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=p8LQYYvwJZuHz2WWpfMA:9 a=QEXdDO2ut3YA:10 a=mQ_c8vxmzFEMiUWkPHU9:22 X-Proofpoint-GUID: YuqdgTYbgUDbHmGoSmttH5mGCu09qiHY X-Proofpoint-ORIG-GUID: YuqdgTYbgUDbHmGoSmttH5mGCu09qiHY X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE3MDIxMyBTYWx0ZWRfX6qJ607TK//GP +4NXASIAxIC+kdhVzT3JBl9oMtVe3XtoR4JJsv59Cahs2ohfnNTbvYqmyQ9lDYUtyZAu6SH2j74 Uq16/Gmb2kdSSHDdd75yhAuEq9Ne5VTVcxMH9SvhvkSOMMkldD93DLO2CYSwgBoEHezarpCaY+6 /Mzfsavv1gGi+LQ6fqinyNzS12mF+lIO+V+WKSYs0C4HybmP7Elclf/JURI6taQChPTZlSbjqSn OSf+R21OUmBms24LDY6znfIW2MaIe4ZIwOOta7yoX7ATjHnIMxBL6tcyGsBjAqM1QUh28SjS0Oo rdaP2cjc+GajHQB1EjK4HckMH+baITAxUb4uDft2/xoXQ2pbamohKia/LaOExEFZsm90Gsx7Du4 b7jZYCRjsnPWEediVUcneeyymc9EKlE+hc2mxMgt3IbD9Q2p6Dgz1fvF2S51NtylYix+7FUAhoD 7LEAlf6/Ljc3sXxM0kw== X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE3MDIxMyBTYWx0ZWRfX8Wx/0cGBhMgC mb93tx5pzg2Ps7H63Na5NbSX2g23uSWuKakAee0ug5AULQ0CT4VNa76ya8P/4Ei2OLGw+oqQlVe CjXVeF6Y2SLHIy3TeZIj9k2bH6beTSU= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-17_06,2026-07-17_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 clxscore=1015 suspectscore=0 priorityscore=1501 lowpriorityscore=0 impostorscore=0 bulkscore=0 phishscore=0 adultscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607170213 From: Puranam V G Tejaswi Adreno 722 found in Eliza chipset belongs to the A7x GEN1 family. It is derived from A730 and shares the same IP-level configurations: HWCG registers, protected registers, GBIF CX registers and gmu_cgc_mode. Major differences include lower cache/core counts, 1MB GMEM, no Concurrent Binning & LPAC support. Some of the peripheral blocks like RSCC are from A740 that resulted in updates to RSC layout. Add the necessary devicetree nodes to describe this GPU. Signed-off-by: Puranam V G Tejaswi Reviewed-by: Konrad Dybcio Signed-off-by: Akhil P Oommen --- arch/arm64/boot/dts/qcom/eliza.dtsi | 152 ++++++++++++++++++++++++++++++++= ++++ 1 file changed, 152 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/eliza.dtsi b/arch/arm64/boot/dts/qcom= /eliza.dtsi index e5b8377e6c3a..c24c5e9695d5 100644 --- a/arch/arm64/boot/dts/qcom/eliza.dtsi +++ b/arch/arm64/boot/dts/qcom/eliza.dtsi @@ -3742,6 +3742,158 @@ nsp_noc: interconnect@320c0000 { qcom,bcm-voters =3D <&apps_bcm_voter>; #interconnect-cells =3D <2>; }; + + gpu: gpu@3d00000 { + compatible =3D "qcom,adreno-43020100", "qcom,adreno"; + reg =3D <0x0 0x03d00000 0x0 0x40000>, + <0x0 0x03d9e000 0x0 0x1000>, + <0x0 0x03d61000 0x0 0x800>; + reg-names =3D "kgsl_3d0_reg_memory", + "cx_mem", + "cx_dbgc"; + + interrupts =3D ; + + iommus =3D <&adreno_smmu 0x0 0x0>; + + operating-points-v2 =3D <&gpu_opp_table>; + qcom,gmu =3D <&gmu>; + #cooling-cells =3D <2>; + interconnects =3D <&gem_noc MASTER_GFX3D QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "gfx-mem"; + + status =3D "disabled"; + + gpu_zap_shader: zap-shader { + memory-region =3D <&gpu_micro_code_mem>; + }; + + gpu_opp_table: opp-table { + compatible =3D "operating-points-v2-adreno", + "operating-points-v2"; + + opp-259000000 { + opp-hz =3D /bits/ 64 <259000000>; + opp-level =3D ; + opp-peak-kBps =3D <781250>; + qcom,opp-acd-level =3D <0xc82f5ffd>; + }; + + opp-345000000 { + opp-hz =3D /bits/ 64 <345000000>; + opp-level =3D ; + opp-peak-kBps =3D <2136718>; + qcom,opp-acd-level =3D <0xc82f5ffd>; + }; + + opp-515000000 { + opp-hz =3D /bits/ 64 <515000000>; + opp-level =3D ; + opp-peak-kBps =3D <5285156>; + qcom,opp-acd-level =3D <0xc02d5ffd>; + }; + + opp-645000000 { + opp-hz =3D /bits/ 64 <645000000>; + opp-level =3D ; + opp-peak-kBps =3D <6074218>; + qcom,opp-acd-level =3D <0x882f5ffd>; + }; + + opp-724000000 { + opp-hz =3D /bits/ 64 <724000000>; + opp-level =3D ; + opp-peak-kBps =3D <6671875>; + qcom,opp-acd-level =3D <0xa82d5ffd>; + }; + + opp-796000000 { + opp-hz =3D /bits/ 64 <796000000>; + opp-level =3D ; + opp-peak-kBps =3D <10687500>; + qcom,opp-acd-level =3D <0x882d5ffd>; + }; + + opp-900000000 { + opp-hz =3D /bits/ 64 <900000000>; + opp-level =3D ; + opp-peak-kBps =3D <10687500>; + qcom,opp-acd-level =3D <0x882d5ffd>; + }; + + opp-975000000 { + opp-hz =3D /bits/ 64 <975000000>; + opp-level =3D ; + opp-peak-kBps =3D <12449218>; + qcom,opp-acd-level =3D <0x882c5ffd>; + }; + + opp-1075000000 { + opp-hz =3D /bits/ 64 <1075000000>; + opp-level =3D ; + opp-peak-kBps =3D <16500000>; + qcom,opp-acd-level =3D <0xa82a5ffd>; + }; + + opp-1150000000 { + opp-hz =3D /bits/ 64 <1150000000>; + opp-level =3D ; + opp-peak-kBps =3D <16500000>; + qcom,opp-acd-level =3D <0xa8295ffd>; + }; + }; + }; + + gmu: gmu@3d6a000 { + compatible =3D "qcom,adreno-gmu-722.0", "qcom,adreno-gmu"; + reg =3D <0x0 0x03d6a000 0x0 0x35000>, + <0x0 0x03d50000 0x0 0x10000>, + <0x0 0x0b290000 0x0 0x10000>; + reg-names =3D "gmu", "rscc", "gmu_pdc"; + + interrupts =3D , + ; + interrupt-names =3D "hfi", "gmu"; + + clocks =3D <&gpucc GPU_CC_AHB_CLK>, + <&gpucc GPU_CC_CX_GMU_CLK>, + <&gpucc GPU_CC_CXO_CLK>, + <&gcc GCC_DDRSS_GPU_AXI_CLK>, + <&gcc GCC_GPU_GEMNOC_GFX_CLK>, + <&gpucc GPU_CC_HUB_CX_INT_CLK>, + <&gpucc GPU_CC_DEMET_CLK>; + clock-names =3D "ahb", + "gmu", + "cxo", + "axi", + "memnoc", + "hub", + "demet"; + + power-domains =3D <&gpucc GPU_CC_CX_GDSC>, + <&gpucc GPU_CC_GX_GDSC>; + power-domain-names =3D "cx", + "gx"; + + iommus =3D <&adreno_smmu 0x5 0x0>; + qcom,qmp =3D <&aoss_qmp>; + operating-points-v2 =3D <&gmu_opp_table>; + + gmu_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-220000000 { + opp-hz =3D /bits/ 64 <220000000>; + opp-level =3D ; + }; + + opp-550000000 { + opp-hz =3D /bits/ 64 <550000000>; + opp-level =3D ; + }; + }; + }; }; =20 thermal-zones { --=20 2.54.0 From nobody Sat Jul 25 04:54:16 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A7F863A1E80 for ; Fri, 17 Jul 2026 20:43:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320984; cv=none; b=PeMz5pG1ScYA83RXgHCMCEbbqKNld1lF5JpRt8iWdmkyaiV3tRyx7UpmcMa/c0M116mgQVm604mJLQvKZeEXPldN5gSt5OVU69dZaLCohK9KWIIQJ6uE0GFh18VkwqLYWMxmghy3uHPInPULxkIJGOGy5OXtDbLsDttse5nPFxQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320984; c=relaxed/simple; bh=ji5iLrBg00KLDTJDEeIrkWdaqc6esAA0v7oRt6NInIg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=VZ0pREhjggMRorbH5jOKTAaFcfbmD6mjkybQoW8SNzaacx0eTiRBSCDKmN5DmeVpK9sRJjqHmYNDrWRrZme74xZ+akpXOCNjbkojZVuH7XakCH4DvC1o/4d3KJILBs4X6svGKh20ApdmQXMRldR3k53rYmOSbwDENnInIlkNafQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=DpiX1zfS; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=OYJd0VD4; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="DpiX1zfS"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="OYJd0VD4" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66HJu2aq2824939 for ; Fri, 17 Jul 2026 20:43:01 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= j2OnpQ0EmgRssH2L3CQIB8lRZrNWoIaLQHzlCrugCPk=; b=DpiX1zfSRa6lldwY U3+6wAwK7OaEjUxXNbS6Hpa/Jz9rdmUiuJruNGa7Ft7Pb87qNd5/8ado7rOywoji 4g8r0n5RFV7qkO1xsONitbbpmd6wSIJCznkxWiA0eV4tMGotcuuqFG9WordV/heW 63GJ6k2CtjkSArYE57hlftCsvm03e/Gye8q3E+q1/cQUKZwicwmULldy9+pxbP8S FISXmm7f99LpO+yvArlXiWZNavYDNvcCVNSE2ypq+uC19ybeV6JwC7YwVA1PNXMc msb1YG+ci7MF2ImSX7AqWz7uJYIdoiN1XUfk490TItw3eAD8W/N1yOczeHCe7mjk l0VYyw== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fff8138ys-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 17 Jul 2026 20:43:01 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-38e5a616d07so252389a91.2 for ; Fri, 17 Jul 2026 13:43:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784320980; x=1784925780; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=j2OnpQ0EmgRssH2L3CQIB8lRZrNWoIaLQHzlCrugCPk=; b=OYJd0VD4qYV/g1kigqSchc/+ll44WB0OJGjchMh4Bhrjssz8+CVvcKB9dTuXUIpDRB CWcJCpADm024CYXyuonjTd9zBpTS0bQ4VW+dRSAWzUVfaDSKrGCpwIcvNcn/LrfNK09X 1JCnLSBltaylEQTvhdcAUp+KMcEPSPMLgPSAScEtsxMyAVUk5bXXayrotmSdEIVnlkGi fLpmyVk2Ok5L+i2nGs8e2GntzLHKIsjaNEuayrOh5EzpV8BCy/9u3beNYBB7lj59uW9v LbhqSlzv9aS+N8RIeG6ucjUmDAn+p1wIKz5zrne8xJfBSIF2o0Vaw25vzeXq8TmXgY/7 2Cvw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784320980; x=1784925780; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=j2OnpQ0EmgRssH2L3CQIB8lRZrNWoIaLQHzlCrugCPk=; b=L7tJOkKcVQ/M+CXURpYP0FhizJhYvXBcuhD2k/J2nPEzGAeuUB7O1741zfaz3mv3Px tTsbZ/oT07GWq6GpoDDufwjdp0pjl6Ql8oFq1SCijImnQl3aOusfnvuch62V5bLy2l4G +XNR93Caw2bAzKWAFp0ggkolCMD60kF+1th7Nz7yj85Bs1e6cHev/Z0UicXLnIqo/h7/ DzCzq53OXlEPc5G+5wwm1Kq8droTS4NVKIrelO03NeiZlIsE7FpOFC/p1gx8FSTBuNqR eqdEWgwOKQj5HErXLEHlHi0MrOOF7Nujl3VvPtbz4PBOiFDt+w3inQYJ0paPrIltkOtf pgsg== X-Forwarded-Encrypted: i=1; AHgh+RoHscxAZhmlDIv5Y/Jexv7CAh6G0WCenu0yVjLHIjO3q0J8T0YMXHEfs1Z9skhBMO8FEk8Aupbpg5iNt/Q=@vger.kernel.org X-Gm-Message-State: AOJu0YwWbR/jEbtyhalVLpaMv7SMOL/sTQ4NG3goiB3I5I72H5kd6Ffy A0dBqPRjCsq1/cJB+ySAhmowC57KPmJd+kke+MN7FZbkIYHfeewQN2koGNkG0wsbvwrxeSTZw9T 73UUrtx8AQ7z0Lzx58/PlrMQ2T8SIozt5j5zLGLNpkpuo8M3OCSQ/LWxNP905YeFpwCo= X-Gm-Gg: AfdE7cnDjFeb+bCME0mC3tmyHaLk+sfFUqW6pQqqdL+iGYlP71WCtskWs+S1KLT5QFa RpSyaGqxZtvVGsgbjLmQjtJDhMqRRRWnPumBhtSaqNtQwqEDVFxLmuxpsogWRW9yWySXwZ6ZuJ+ hOFKHBIA5pVUeToy2VCmzG+uyq8hk96IVhiUandir6B3sX8GZo2zpaT+T+1ZWVwCh312hJjRAOR edHtdgccxmjD5P0U4ZjwoPw2sPyFGHg8GYOjvlCEvtB2BcNgSect9O7qku8agXCjbbTqPJAIHHr qH/jAebXp821drmjpt7zj0CvOGUAQnlBDHtUS+/zh5cunS3D2Re/E+FKxN6kUv8nk6FS2X5O57I N3JIo2016BPLl7FqSUWbBdOOC X-Received: by 2002:a17:90a:d60f:b0:38d:c834:2106 with SMTP id 98e67ed59e1d1-38e4b51656bmr4228891a91.28.1784320979921; Fri, 17 Jul 2026 13:42:59 -0700 (PDT) X-Received: by 2002:a17:90a:d60f:b0:38d:c834:2106 with SMTP id 98e67ed59e1d1-38e4b51656bmr4228835a91.28.1784320979372; Fri, 17 Jul 2026 13:42:59 -0700 (PDT) Received: from hu-akhilpo-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3142a1e348bsm11322997eec.25.2026.07.17.13.42.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2026 13:42:58 -0700 (PDT) From: Akhil P Oommen Date: Sat, 18 Jul 2026 02:11:33 +0530 Subject: [PATCH v2 8/9] arm64: dts: qcom: eliza: Add GPU cooling Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260718-eliza-gpu-v2-8-64379dbebd7a@oss.qualcomm.com> References: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> In-Reply-To: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> To: Rob Clark , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Will Deacon , Robin Murphy , "Joerg Roedel (AMD)" Cc: Puranam V G Tejaswi , Abel Vesa , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, Akhil P Oommen , Gaurav Kohli X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784320899; l=1862; i=akhilpo@oss.qualcomm.com; s=20240726; h=from:subject:message-id; bh=I2qdHaXAWQ66skBdEcFBDJZY9iFXnEWZCtP8SvXbtEY=; b=Hr26za7eMf4CPEZuBeq1QpcGTa+cwNyDY7ry7ltZ24uYMQrlbbDQKhp1jH0P9FhBarogV3/ti yGBLL4sPirEAEkMVokLL3QmWaYWdYvOUfnk2qfLFmhYQ4OdQKTpPQry X-Developer-Key: i=akhilpo@oss.qualcomm.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-Authority-Analysis: v=2.4 cv=RbqgzVtv c=1 sm=1 tr=0 ts=6a5a93d5 cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=wz9XmjxeAwFrORu178sA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-GUID: MJWD7Sz0A0MqmbofquUfeBTVIm6BS5Dl X-Proofpoint-ORIG-GUID: MJWD7Sz0A0MqmbofquUfeBTVIm6BS5Dl X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE3MDIxMyBTYWx0ZWRfXx9PbPhQmpJYp kdEuYzoxMTR/V1aVrEyMWqOlkFE1QDShSZCD8A9UlRoY408+y3ihXz0PmEgKf7QNy7EGX2/V6Np CKxnAUluyj+KAvkt+oS7c+zfFV83q9bH5RRA4oJp6K9LXBemA0oZjeDAYUEeo9GOWN2mTTEIVxs /lKA2ifI5tg0tIv0G03Sp8oKPIDlJv/Qqq0XxvsvJYQjS3WCFOESCZLjkZcD8/KgFrGxOd9971e TY1h5LOKCnbFSBszdXbVtA5lIsswGWCAFxgaVhiMrXvs1xHDZ66H3JxJxXGVtPzjP9gUBSBokhk emdKjNYSzxOwhMZDIsXuMjFedeFlbaWS7WVoVBL7bfulwPcq6AfzWwluG+dUahJraAv1YRylOEv Xj9LIVQJY5LZwFC642f4nnS8nc/BAmSrqkQ2TPuQTVsTLyjrNIthMh8qJE4itBhZW3cYq0SijZ/ jYyipppcJlHUERWF0RA== X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE3MDIxMyBTYWx0ZWRfX8Nj3tlk0NIaz MMFxzBHRD2afs4pMwOvv0pKgdwqFKiRs8rEYOFBds7UaklglLyE0uisnoQFgX9+bixMPuwiL8CM hyF1xLmbpxXbCElUrLVxXARzQv9EoRs= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-17_06,2026-07-17_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 clxscore=1015 suspectscore=0 priorityscore=1501 lowpriorityscore=0 impostorscore=0 bulkscore=0 phishscore=0 adultscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607170213 From: Gaurav Kohli Unlike the CPU, the GPU does not throttle its speed automatically when it reaches high temperatures. Set up GPU cooling by throttling the GPU speed when it reaches 95=C2=B0C. Signed-off-by: Gaurav Kohli Signed-off-by: Akhil P Oommen --- arch/arm64/boot/dts/qcom/eliza.dtsi | 19 +++++++++++++++++-- 1 file changed, 17 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/eliza.dtsi b/arch/arm64/boot/dts/qcom= /eliza.dtsi index c24c5e9695d5..7a6095495b5a 100644 --- a/arch/arm64/boot/dts/qcom/eliza.dtsi +++ b/arch/arm64/boot/dts/qcom/eliza.dtsi @@ -22,6 +22,7 @@ #include #include #include +#include =20 / { interrupt-parent =3D <&intc>; @@ -4203,7 +4204,7 @@ gpuss0-thermal { thermal-sensors =3D <&tsens1 8>; =20 trips { - gpu-alert { + gpuss0_alert0: gpu-alert { temperature =3D <95000>; hysteresis =3D <1000>; type =3D "passive"; @@ -4221,6 +4222,13 @@ gpu-critical { type =3D "critical"; }; }; + + cooling-maps { + map0 { + trip =3D <&gpuss0_alert0>; + cooling-device =3D <&gpu THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + }; + }; }; =20 gpuss1-thermal { @@ -4229,7 +4237,7 @@ gpuss1-thermal { thermal-sensors =3D <&tsens1 9>; =20 trips { - gpu-alert { + gpuss1_alert0: gpu-alert { temperature =3D <95000>; hysteresis =3D <1000>; type =3D "passive"; @@ -4247,6 +4255,13 @@ gpu-critical { type =3D "critical"; }; }; + + cooling-maps { + map0 { + trip =3D <&gpuss1_alert0>; + cooling-device =3D <&gpu THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + }; + }; }; =20 modem0-thermal { --=20 2.54.0 From nobody Sat Jul 25 04:54:17 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 411F43A4521 for ; Fri, 17 Jul 2026 20:43:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320992; cv=none; b=VfVcG7ns8eJjMauMy+//nCe6gXAjmcLb25NIzxv2qfUZt2eBnHDPjIykcg5knl7mHMxLCawocM5VuZoc6s2N6PD4M15PEfr1Zm9XAfkwAEqV5/sSeDFvKcMYZwdqH7o5MrxtnfwcHfC9mkc29XdR5y8oeJsKObB/V6kCUf3nLKk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784320992; c=relaxed/simple; bh=5F/4LhMRQgSwHx4+A7bz1FbfbCxCgdAfchrXjYiRToU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=O1XgA0LggSjlDPc9PuFdnZ1T7E6mIcBwOWax7gcXQde0aKE3pVcizVOwoOEUx62P8795OdX6WvXiRiiqFxdPzHP/QCNHSN8dcYyBAe1lXChK3sPnoi3tOmOhqEvoOl35HmC5aZgLAsHTvEoYu1H8vp3ZLF2iYO9XW+ddoqHFdT8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=pjPVSzfU; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=cKOL6OAy; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="pjPVSzfU"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="cKOL6OAy" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66HJtTED2886999 for ; Fri, 17 Jul 2026 20:43:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 6+db1P5RhSgKDmUAmXoiZyavEFVSigUv3Np7w9qQeMU=; b=pjPVSzfULLlVIqYC KHI/PHlLgb+u7+xOpdqVecyBd6IinheCrfAlxjs8juOuAZhmn8PhDTF8i9ugZw+X BRPfy6/PSJhwhGZ+zfTBRWW8WlMQum9U0u5lYfcZ49UkRf+JvTSKs8Cna6kG6ZZC EMIW5Yd7nYCnutt2+odxbkgiJaWEsPGjv0IpbjGCIh0gtSFLPfpYRw8ieNAoGKhu +cCnT8Bv6cf0JiZ9k3GM6nFxD+WkMyJm+6ZTbZk/8Hb4q3Yovv/a8zeFbwM1M8go Os4bxaLk3C2xqaLBfHgjGtfTIlFSs/m4aarMT6+FyEpnNMrjJ3GFqmAHIfp03Voy s5xNRw== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ffhpfjmdb-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 17 Jul 2026 20:43:09 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-388cfc4848dso9916884a91.3 for ; Fri, 17 Jul 2026 13:43:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784320989; x=1784925789; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=6+db1P5RhSgKDmUAmXoiZyavEFVSigUv3Np7w9qQeMU=; b=cKOL6OAytFf+BYzPwTeQIiEYo4WyZUwAMmSeLFP8bjhy4Law+ZUPFU8BOAWocXigpX xI6+eMJmKK6AziicSfehxV3qAlTidCYa+EFbQ4VTSNPEyCPAPR3Av9BCUopwvPS7JKc1 ss6JCuDRSKZhz5XU+6pRQAgXSg5XuZKFTtGw81V7ZVpigOk/0YfTYoY5Whikpcl2idxC jBtrOKcuN9f/xQ2y0kGror4uUZeLv08AR/0ikJdMDsBknnTzSXuG6+ykKq3REKbPfiFp lcs4KGNI6ECIfgS8/w+6URwTEP71TPiP17FWh9A2+SGy2wUh7efWhrh2Rc1k1cGUp+ZE k3sQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784320989; x=1784925789; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=6+db1P5RhSgKDmUAmXoiZyavEFVSigUv3Np7w9qQeMU=; b=mNyHfOIIjsz6lu9LAc/AB9vYbijgSXaicYUFk8msG4GcvhhZenATsIftnSFG1tQA3u eU/lUfzmVVXD7xmbvb0ib8944DHEuhR2pMM6xm2ydcbinjUpYXkR+cKvkAShEkpMRlW3 rcWklMZD7dM/ljeyOr2+c7J5LLMq03UfTRxxrgVW6gnYbxg0dUnD5/kMyOIPryHQROgk 5BqmfnUKqJZj8w8REOyZWEebvY1eDLWwkfSlhkCTch59cWre8DlwUuKMPLZMJxBJfwGd mD9V2oCsnhAeKiyZpesjS0Mq7EMlfkbRyv3GrQogFyIZQcKzSUQUn7v4MjB/4cRGE1VD PDog== X-Forwarded-Encrypted: i=1; AHgh+Rq1ov2x52ZEgRVfBsP5shE3GXnfe4jda7Pk6CiYJSaZ4KDsnHtGM/SS9/U1PAmNz9P3kgeNmt/CMptA5Y4=@vger.kernel.org X-Gm-Message-State: AOJu0Yw3shpwxqXz/QXLILkXHv1PZbtfRjStNRWjEr3X3hkgRusY/XuO 4phmc5EWNghdnk2xFczlpthCjeZ/dgcjpyyBz4hyRXJd8G+E+nQ8J9cG3CQQSLflEWoMdk9BLQV EawiAPNtJNF+r+rZf1ZpYHESKTffxn7NOOwzhGwjg+tQ9OHwhSUM96GCY7WxXPEpyl0E= X-Gm-Gg: AfdE7clJ4b6LKPFBwwR3i4xthkVKHMfX5JMivVCn8QBOCeWAGicWv1O7cjQrCk/DYWG UB5HM1sMRNAYKv/mQ/37tRXT+mXRGgAlIxV2+4ebxDm64M7rCkivVApwNDPHCPJejPo20FbOdBL sxHfhQyVO3V/JcwrrnuOHobZLdKu4YFVrIgJOzvsAxLvc0DvvQpz0Bw505px2eGrnTfb47F6Qt0 95UFwIqLPCXdUkBfyhjZdVMqrmSqouQdSpdI8IqM2OLFgudsBN7QZuG9TosesANRq7g0aGtz5zu 2UqCxncw67Bxlv4fbRudPKBYAA43o1qJdB6XwdfQaMWr9nJIvDVjvYwAiF0ISWhObZZ9RF6OPQi iIUla91q3RWDltbqrC+AfxeTF X-Received: by 2002:a17:90b:4ccb:b0:387:e0bb:57f5 with SMTP id 98e67ed59e1d1-38e4b57c2edmr4367648a91.38.1784320989057; Fri, 17 Jul 2026 13:43:09 -0700 (PDT) X-Received: by 2002:a17:90b:4ccb:b0:387:e0bb:57f5 with SMTP id 98e67ed59e1d1-38e4b57c2edmr4367589a91.38.1784320988324; Fri, 17 Jul 2026 13:43:08 -0700 (PDT) Received: from hu-akhilpo-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3142a1e348bsm11322997eec.25.2026.07.17.13.42.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2026 13:43:07 -0700 (PDT) From: Akhil P Oommen Date: Sat, 18 Jul 2026 02:11:34 +0530 Subject: [PATCH v2 9/9] arm64: dts: qcom: eliza-mtp: Enable Adreno A722 GPU Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260718-eliza-gpu-v2-9-64379dbebd7a@oss.qualcomm.com> References: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> In-Reply-To: <20260718-eliza-gpu-v2-0-64379dbebd7a@oss.qualcomm.com> To: Rob Clark , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Will Deacon , Robin Murphy , "Joerg Roedel (AMD)" Cc: Puranam V G Tejaswi , Abel Vesa , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, Akhil P Oommen , Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784320899; l=826; i=akhilpo@oss.qualcomm.com; s=20240726; h=from:subject:message-id; bh=X8RDXfBHklja5EB34gmFlxaH7HzFaYeX4Z1IBHMoit8=; b=9Q8iDnAw0MhJOK5ZVzp6qxDBJ1QRxddOheLScWmDbidXJrIMQnonMmlM6v+PtlCEEzK/dtESK DatlP1RAZO2COPGL6D6h9BFfbWY7fTmJpoXiY4tftEFy1+oli76Z++j X-Developer-Key: i=akhilpo@oss.qualcomm.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE3MDIxMyBTYWx0ZWRfX6oJtU4eYwWXm RiT6utAU2rgFrC8TEvyk5KCh9KExFqCUMZMBn6O0Qjkhsw3A6Wmhli0aPscmvVBAqr7Y16vNMUe vLzXbMd/+jwpf9qCQxUOknxWxiYxwHnPdTva44fcT2x7sWYsUR24cycX9iuHj2hVCPMK1icd6jz MjJLccFqgcmS+U31fbzWjE6zsQWiRGs5Z9e3beXiQHHH65n6M9O3f4T7RZV111IodUkknAjeXFY aa5gbgI2mNT749lJG8G1pKMph4mWFBW1WJvZNnjBLl8eG0ij0oMqmjMgm+KbXVBzisyiab106/4 tio3x0z3UjpwEGW5RWJOblnI3qPXV7qHXP8Ikkphg09wm7079vT+yDM8O2dSJrArX1NPg2Xqljk 4bUyGpl6TsvJqXbH8yNJNZY3EawWutg3HR+EF8f7QA/IOhdt+xtEfKkZilLGxQkR6zrJEwyirpQ P4OooTexIK2Yx/i27sQ== X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE3MDIxMyBTYWx0ZWRfX/OMIMbGXPT6O ngdrNAXXqggYLSDhERGNIauEL6EReihut5Es6pBFe2wIMiqnEpIpTIDiJy9KSPjbMUtqqbPmn6D aypR592WqLy5cxIAbXp7IBKa4S45Ot4= X-Authority-Analysis: v=2.4 cv=YeWNIQRf c=1 sm=1 tr=0 ts=6a5a93de cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=Xl3f10jGzgz6Ja07nhwA:9 a=QEXdDO2ut3YA:10 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-GUID: kyo-gzLFwc5TGSIP5yddmRjBeLeKpoNZ X-Proofpoint-ORIG-GUID: kyo-gzLFwc5TGSIP5yddmRjBeLeKpoNZ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-17_06,2026-07-17_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 bulkscore=0 suspectscore=0 priorityscore=1501 clxscore=1015 spamscore=0 lowpriorityscore=0 adultscore=0 phishscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607170213 From: Puranam V G Tejaswi Enable the Adreno A722 GPU on the Eliza MTP board and provide the zap shader firmware path. Signed-off-by: Puranam V G Tejaswi Reviewed-by: Konrad Dybcio Signed-off-by: Akhil P Oommen --- arch/arm64/boot/dts/qcom/eliza-mtp.dts | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/eliza-mtp.dts b/arch/arm64/boot/dts/q= com/eliza-mtp.dts index 1374afd9d14e..a6e24d2e3b42 100644 --- a/arch/arm64/boot/dts/qcom/eliza-mtp.dts +++ b/arch/arm64/boot/dts/qcom/eliza-mtp.dts @@ -417,6 +417,14 @@ vreg_l7k: ldo7 { }; }; =20 +&gpu { + status =3D "okay"; +}; + +&gpu_zap_shader { + firmware-name =3D "qcom/eliza/gen71700_zap.mbn"; +}; + &mdss { status =3D "okay"; }; --=20 2.54.0