From nobody Sat Jul 25 04:54:06 2026 Received: from mail-pl1-f180.google.com (mail-pl1-f180.google.com [209.85.214.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DCB0F2E091E for ; Fri, 17 Jul 2026 23:17:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.180 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784330267; cv=none; b=fWOXPcAQBTFbyZLsHbcVQw9S/lfrHO2XJwUIsBsWlAScmxM5dP7XlNyCVeLOXKf7qBShyJBN6PJXV025NdFDWFpXeuInmbtu2/3SOimuqPYtlb4gq1RcpXGbsWW6fTL0bUq2TwjUQTZ0zC8m5yqlEmdf0n1PohUslf7Q6dGj0/A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784330267; c=relaxed/simple; bh=wZNaMtbtid3eLUcusV01lajp6MNRmf/12Sz/P9HXIBM=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=WYlgCvSQQjqnmHmJiYlW/aZzk3al9r4TEoQtnYWVFa40/UtfE8IGgrcNHHM0fN5JP7dAHTPj+H3KgGs9urbcFqYsvXbHWyRcMqqXh9wuVuELuzEVMqW3ugMfTknQ2EfmYnhaj+4tql6q4YL89TWWf+UkzpOX/Yc9sVY02QQ9QAI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=adrm+S1E; arc=none smtp.client-ip=209.85.214.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="adrm+S1E" Received: by mail-pl1-f180.google.com with SMTP id d9443c01a7336-2cf41bab353so8664415ad.0 for ; Fri, 17 Jul 2026 16:17:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784330265; x=1784935065; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to:content-type; bh=qzTGenpWHqW3MfAEWohsvcJM0Z+Hc8JZQUdY0v5X1yI=; b=adrm+S1E7vbPFvlpDiZC1od6DmyVMuJo0dh1aiH/b/TzzDbRc1Tru9wD5PpQFTGSuj Vz99BWt207IWMuSHlviqBEKN5gmcAQ1rR8NcjPsyoF88EsQ4Mj8Swk78jYGvVrGst1NG vN8lidIG3iyBcmPXCUYH+jH9P80pcyKvQAsLtEI2LrplBRpAoDY4xmnPeXjy3emJVvUV KBELl64VlXH38IBvZknmgvB41rDZ5aR7zrqqTEZZsqrUGaG+efjwkfCgi5SDrV7QuC+Y FWsmAHhUwFB6eG4xpcIUDatPYkSyjMFQV+6rskOdZrs01EiEVqSwO2LeRPR1vVJNGrtk oklg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784330265; x=1784935065; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=qzTGenpWHqW3MfAEWohsvcJM0Z+Hc8JZQUdY0v5X1yI=; b=OP1hKAOMiZsgGsuQsAi1PTtocwUtJipGADw+3DVILQNP8zUw7DrhD7FCj9Yt2SVL/l lboiEy2wW/aisICRe/SQ0glPRYyZangkYM0a2lvXDkRsSfL2laO2IBNxG3Lyc4wv0uIj mGkKPqq7lRqquMwBiUrYFY/ZHrJC0KRm4kVoX8Oa8+Ua4B5Edsqqye81Op4iiZhRYpPk fd0Xj6ITROuxsVLDjz5H8e2LSaphfMpxgDenHKKaySpWogH85+bt6NN7aMnQWxwpGYYj UGkEjjKq+prbnCa79cSNjraZ6Dy8KJri4d7MX9GEtZdgygGGPedXZYYNBxLwlo1mCCtu PBiQ== X-Forwarded-Encrypted: i=1; AHgh+RqEGXNMg70HePey9wN4+0DmaQsQz6x5/caD1FutF3FfhPKoiv1GsrskE+GY0wXPO2Xow799CyrjU2mDxUE=@vger.kernel.org X-Gm-Message-State: AOJu0YycsMl4Pu3o3dkRadRNpeOGeobEdHMRS+Uqz2HUXziq1h1HWSBd j+SMoFkYH8ykQwB31H18mlu+9gHtJRejUtGBq+VAPK78Q652V8zYQAh9wNw5Rg== X-Gm-Gg: AfdE7cnuCvuvv/cj/TR6ccZtJgiFrsCm150FkkTNjwxbuJN2hgNM/jpCs3M8fNKS5b5 MC99x106l6SplxoDy9ao7ab2AUMWObqzwVz1JvIUUIjhaVsTKbCBGfM08e6lBbCZqozCNVXiVDF piPTM4vAN/TRueIKwF6fEPKLdsNL+Easv1e7Unxbvkay1aCn9U2wv8FE6gnqL8rjw+v9hj7VQbr Cy/44azKMczYcpm+hZ1IVrW5/oM8DkXyCl/zy3Bvir+9+ky1yJlSk11g5Q2Nu5IvUq2FIA7vYGI z4+0vXS9SexYKvOaqhb0rmsWckO/INz3aRBkaX27p4b9GlqouVItzWcJtGPL49detk6oBjM0LfT p5lBMzy12Mt09RK/RhFToBkGbUJOlotkg4OAvRK5tnTN7f5QCbPuwyieSAtWbtPX6+XnOKs0aGI K4Xd3JaTLlPP7yxcJB0H6a/ssuMcRQ9kL7AlilOZV/gdKjDvW++m2QiUq1iFHw0Kli2WGXIj2sP GZ7GJol/mgGoSFUKWghYOSGgkcu+VZGRkfszPF0wYPB0zHYtK0k8IE= X-Received: by 2002:a05:6a20:9397:b0:3c1:817:792e with SMTP id adf61e73a8af0-3c3ad9d04aamr4956486637.57.1784330265179; Fri, 17 Jul 2026 16:17:45 -0700 (PDT) Received: from ryzen.lan ([2601:644:8000:7a86::e35]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-cb5159b11a5sm1452633a12.0.2026.07.17.16.17.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2026 16:17:43 -0700 (PDT) From: Rosen Penev To: linux-crypto@vger.kernel.org Cc: Srujana Challa , Bharat Bhushan , Herbert Xu , "David S. Miller" , linux-kernel@vger.kernel.org (open list) Subject: [PATCH] crypto: cesa: manage SRAM teardown with devm Date: Fri, 17 Jul 2026 16:17:42 -0700 Message-ID: <20260717231742.1174221-1-rosenp@gmail.com> X-Mailer: git-send-email 2.55.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" mv_cesa_put_sram() is called explicitly from both the probe error path and mv_cesa_remove(). The non-pool ioremap is already devm-managed, but dma_map_resource() and gen_pool_dma_alloc() have no devm helpers, so the mapping is released by hand. This is error-prone: the error path iterates over every engine and can dma_unmap_resource() an uninitialized/zero address for engines that were never set up. Convert the teardown into a devm_add_action_or_reset() callback registered only after a mapping is successfully established. The callback fires automatically on probe failure (devres rollback) and on device detach, after mv_cesa_remove() has already stopped the engine and freed the IRQ, so the unmap still happens in a safe order. This deletes the explicit mv_cesa_put_sram() calls and the uninitialized-engine bug at once. Add a struct mv_cesa_dev back-pointer to struct mv_cesa_engine so the callback can reach cesa->dev and cesa->sram_size from the engine alone. Assisted-by: opencode:hy3-free Signed-off-by: Rosen Penev --- drivers/crypto/marvell/cesa/cesa.c | 55 ++++++++++++------------------ drivers/crypto/marvell/cesa/cesa.h | 2 ++ 2 files changed, 24 insertions(+), 33 deletions(-) diff --git a/drivers/crypto/marvell/cesa/cesa.c b/drivers/crypto/marvell/ce= sa/cesa.c index 75d8ba23d9a2..4859ad2e86b4 100644 --- a/drivers/crypto/marvell/cesa/cesa.c +++ b/drivers/crypto/marvell/cesa/cesa.c @@ -366,6 +366,8 @@ static int mv_cesa_dev_dma_init(struct mv_cesa_dev *ces= a) return 0; } =20 +static void mv_cesa_release_sram(void *data); + static int mv_cesa_get_sram(struct platform_device *pdev, int idx) { struct mv_cesa_dev *cesa =3D platform_get_drvdata(pdev); @@ -378,11 +380,13 @@ static int mv_cesa_get_sram(struct platform_device *p= dev, int idx) engine->sram_pool =3D gen_pool_dma_alloc(engine->pool, cesa->sram_size, &engine->sram_dma); - if (engine->sram_pool) - return 0; + if (!engine->sram_pool) { + engine->pool =3D NULL; + return -ENOMEM; + } =20 - engine->pool =3D NULL; - return -ENOMEM; + return devm_add_action_or_reset(cesa->dev, mv_cesa_release_sram, + engine); } =20 engine->sram =3D devm_platform_get_and_ioremap_resource(pdev, idx, &res); @@ -395,13 +399,13 @@ static int mv_cesa_get_sram(struct platform_device *p= dev, int idx) if (dma_mapping_error(cesa->dev, engine->sram_dma)) return -ENOMEM; =20 - return 0; + return devm_add_action_or_reset(cesa->dev, mv_cesa_release_sram, engine); } =20 -static void mv_cesa_put_sram(struct platform_device *pdev, int idx) +static void mv_cesa_release_sram(void *data) { - struct mv_cesa_dev *cesa =3D platform_get_drvdata(pdev); - struct mv_cesa_engine *engine =3D &cesa->engines[idx]; + struct mv_cesa_engine *engine =3D data; + struct mv_cesa_dev *cesa =3D engine->cesa; =20 if (engine->pool) gen_pool_free(engine->pool, (unsigned long)engine->sram_pool, @@ -465,17 +469,16 @@ static int mv_cesa_probe(struct platform_device *pdev) char res_name[16]; =20 engine->id =3D i; + engine->cesa =3D cesa; spin_lock_init(&engine->lock); =20 ret =3D mv_cesa_get_sram(pdev, i); if (ret) - goto err_cleanup; + return ret; =20 irq =3D platform_get_irq(pdev, i); - if (irq < 0) { - ret =3D irq; - goto err_cleanup; - } + if (irq < 0) + return irq; =20 engine->irq =3D irq; =20 @@ -487,18 +490,14 @@ static int mv_cesa_probe(struct platform_device *pdev) engine->clk =3D devm_clk_get_optional_enabled(dev, res_name); if (IS_ERR(engine->clk)) { engine->clk =3D devm_clk_get_optional_enabled(dev, NULL); - if (IS_ERR(engine->clk)) { - ret =3D PTR_ERR(engine->clk); - goto err_cleanup; - } + if (IS_ERR(engine->clk)) + return PTR_ERR(engine->clk); } =20 snprintf(res_name, sizeof(res_name), "cesaz%u", i); engine->zclk =3D devm_clk_get_optional_enabled(dev, res_name); - if (IS_ERR(engine->zclk)) { - ret =3D PTR_ERR(engine->zclk); - goto err_cleanup; - } + if (IS_ERR(engine->zclk)) + return PTR_ERR(engine->zclk); =20 engine->regs =3D cesa->regs + CESA_ENGINE_OFF(i); =20 @@ -516,7 +515,7 @@ static int mv_cesa_probe(struct platform_device *pdev) dev_name(&pdev->dev), engine); if (ret) - goto err_cleanup; + return ret; =20 /* Set affinity */ cpu =3D cpumask_local_spread(engine->id, NUMA_NO_NODE); @@ -532,29 +531,19 @@ static int mv_cesa_probe(struct platform_device *pdev) ret =3D mv_cesa_add_algs(cesa); if (ret) { cesa_dev =3D NULL; - goto err_cleanup; + return ret; } =20 dev_info(dev, "CESA device successfully registered\n"); =20 return 0; - -err_cleanup: - for (i =3D 0; i < caps->nengines; i++) - mv_cesa_put_sram(pdev, i); - - return ret; } =20 static void mv_cesa_remove(struct platform_device *pdev) { struct mv_cesa_dev *cesa =3D platform_get_drvdata(pdev); - int i; =20 mv_cesa_remove_algs(cesa); - - for (i =3D 0; i < cesa->caps->nengines; i++) - mv_cesa_put_sram(pdev, i); } =20 static const struct platform_device_id mv_cesa_plat_id_table[] =3D { diff --git a/drivers/crypto/marvell/cesa/cesa.h b/drivers/crypto/marvell/ce= sa/cesa.h index 18f9f28040a6..44351b252861 100644 --- a/drivers/crypto/marvell/cesa/cesa.h +++ b/drivers/crypto/marvell/cesa/cesa.h @@ -415,6 +415,7 @@ struct mv_cesa_dev_dma { * @zclk: engine zclk * @max_req_len: maximum chunk length (useful to create the TDMA chain) * @int_mask: interrupt mask cache + * @cesa: back-pointer to the parent CESA device * @pool: memory pool pointing to the memory region reserved in * SRAM * @queue: fifo of the pending crypto requests @@ -441,6 +442,7 @@ struct mv_cesa_engine { struct clk *zclk; size_t max_req_len; u32 int_mask; + struct mv_cesa_dev *cesa; struct gen_pool *pool; struct crypto_queue queue; atomic_t load; --=20 2.55.0