From nobody Sat Jul 25 06:11:12 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 54FB6346AC3 for ; Fri, 17 Jul 2026 04:18:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784261939; cv=none; b=K2gerqyn6+BgiXR/64SGyo2gGVUlquR/bNgi3LSDlDCsVwLO7NXZNhS3j2iRMxR34aWG89VPzK+CqF+u7vd2eebmGhQIpSuOd34UMqG6CeiljFZJkRNUpAocLsKNkYBa1Gdd4CajR53RrBL8iYNhYTPbEJpsiUDxXKs5G4BjIWQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784261939; c=relaxed/simple; bh=ftDM8hNVXPkWVFFsKQ5hIHSeH3CS81Lz3eNrhHOYb9s=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=RoncUSPXvLljr+Xu1gW8548sHsH52m0Gn9gGzl7E0z0jPwcusz2cYEhlb7LMXQsnNK/gSUyINuQY/vjEbVFlMWHQuFXhcSYmItqpdKed9x27CUGK7GPZVdPUXBHkta93ZPoGNb9rnrBgOtw3D68vgyF6c2oGojvtjATzMd6N6+Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Dq+hle3o; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=cnVqofnX; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Dq+hle3o"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="cnVqofnX" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66H33nTl1617193 for ; Fri, 17 Jul 2026 04:18:57 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= zw+vgKN7Lvk5G/phJVRpy1VAlPvPjA+zRvXD3MgsP+U=; b=Dq+hle3olzGHpbbt Z5DNx4sHZdgS2Ip6cgt/egWmKKsJlNb9TPZ+OHIkK2Wv0lm9pnxYAo6UDNWgUH01 aMdgHN7Io/R1XN1NgNz472dNyMslfMhvNpTRdFuZaOl/x00BVhO1oagz+vHENPiI 4qo/8iG/iIthVcPExBf6xN1fN6ZyadkSNWU3H8lB211NYjedIHCpw6Qo2Ev6wnId 1bmX+YnsLkRkAoOD06sUuIuQeXfJlmR8jCwb+jWheA1OhOehURYFauazXERweumr I+Ng6xG+UWnuvVZKKQDH5jHbVxBJxIOK0l5PO9c9o/EowBlwFIMH9ysVdNfTC6GZ bpo96g== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ff3u6hx3n-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 17 Jul 2026 04:18:57 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2ccb6f6a3f4so21326955ad.1 for ; Thu, 16 Jul 2026 21:18:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784261937; x=1784866737; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=zw+vgKN7Lvk5G/phJVRpy1VAlPvPjA+zRvXD3MgsP+U=; b=cnVqofnXO4yJjKBf8w2AEXVssWij5jjHS6ktoTpowz2PxdNCwadE3y2OtC7S7Rj/OG V8zdDq/k8vRDgW/pR6cN7D5ecni3hEcJiQESf34WtPhtwItVkCJBdKdxHsnKzjo9vdWU JO51RJnQdMw7NjQuwctsQA1prMPYlxOAK6bNvTl5eQVE0Ce7PjWBF7ThafVVdZI142R1 CUYYIk0O5mmwAedNfUOjZWJo97R5VP2GxggvrqKFrz6O9oFWI0fwcfPeQLBUSn4hq/Aq JNsgiOoRogmLnahlPCMtRlJUPHZ5zEADAH4hEgLZBcol/ROFNHcPb/vTC9fQ0W9YikzI GAOg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784261937; x=1784866737; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=zw+vgKN7Lvk5G/phJVRpy1VAlPvPjA+zRvXD3MgsP+U=; b=XRBIEy2IdiL0ulENbEmkzeuZoHJAmLck2VSCNKbZbekWgJKVHpwYNbgPck4qhiQLQr pYMoX1jYK3kWIaEJzr9OpMA6tBMW2YmxwYTE1XaGtd88F65IxCzlvY0BH8IJ788pgu7s GcHaVu+7Wr/oCvyu80z9YdcU6Lnn1jPvFvnHX/yVntYeCf1fP2a+KjKJDUbBTDw1bG5h 9cBO4YSqyHzNLg/8y0S+EaGLtSD2WFQdPC7mCGmRPd98VWjnDOsrUeVxOipsLruTkMZS 0bRGzXlqUpwK1IXFmp7hKmtIQBXXIjq0vUlbjZTfd8C57p1y3EWzasituWgbVcFQ9+rL lWpQ== X-Forwarded-Encrypted: i=1; AHgh+RqjNv5lR/LLxY9bJRQH5i7FKOm4kxAXLcQBuiMn7HrxvHBH9UgHkY7HFDX3wiC+JSCSuK09FieAUiJczbQ=@vger.kernel.org X-Gm-Message-State: AOJu0Ywx/J9b5U22JjuQv4CVwcCZ4DSMKEn7WI3JggHFXFvshg7Hjg1V MwjxsFkU9q9aN+uiFOYReewSFYMsIR0R9r6siN/HHECMLvcclWH6edVRNL09I/LAn2M00z7E+Pd sarphzLF2saQYBFzVJdp+FvvaUlKi8ooYzjJLU4/czt5jB70tSvIvEX/4W/bNbmzWxks= X-Gm-Gg: AfdE7cmokkKYyaS53xC4e+uGxQQsMlIvRfVqCt53H5ve5ta21zGbK0b06hzgmI20THj pm5znQ7V5c8fQtkMJ0w1GBnp+tAha9NzDCZPVC6zkpUCDBEsRG3UpV8JO/IlTeyJeJ3oRQ6Mffz AOq84zaW1Zb/lDIu8xSi0s0ZsU2LUhPEvPKvuN6hesOVpM0ek0+TPq8T0sphJjtg4pSxYiS2ci+ L2e47OMl5XR/JyD7dzL64Knl9w1r/f0RRbR3jt0FxkJfY6sqdSkisuw9viS76746tSc8iihHsC9 CtlMbF4vWTzBgr1l7UnjTIjeQraHcz9eM8WnosVNnf9zoQeigDMbiq43Z1SxniEYHTAFYq/ydl+ Lg6d9RtfP7btZdLieNRgqc4VEMG1/reE= X-Received: by 2002:a17:903:1ae8:b0:2c6:8d95:fd7e with SMTP id d9443c01a7336-2cf1f256703mr65842615ad.6.1784261936921; Thu, 16 Jul 2026 21:18:56 -0700 (PDT) X-Received: by 2002:a17:903:1ae8:b0:2c6:8d95:fd7e with SMTP id d9443c01a7336-2cf1f256703mr65842405ad.6.1784261936488; Thu, 16 Jul 2026 21:18:56 -0700 (PDT) Received: from hu-jkona-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-13ce2cd6e6esm875300c88.13.2026.07.16.21.18.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Jul 2026 21:18:56 -0700 (PDT) From: Jagadeesh Kona Date: Fri, 17 Jul 2026 09:44:44 +0530 Subject: [PATCH v3 1/2] dt-bindings: clock: qcom: Add Qualcomm Maili video clock controller Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260717-maili_videocc-v3-1-6656694b06a7@oss.qualcomm.com> References: <20260717-maili_videocc-v3-0-6656694b06a7@oss.qualcomm.com> In-Reply-To: <20260717-maili_videocc-v3-0-6656694b06a7@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das , Jagadeesh Kona Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jagadeesh Kona X-Mailer: b4 0.14.2 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE3MDAzNyBTYWx0ZWRfXx0Ye1fRdbZ4t nmXZ0Kk8J5Yv/3whNkLjyaI/FOxn5LixmlAZOxwRQ/ahlNM7sM4+DsIEsHFNk1xSL+Lp60ahvuH Ef7kQFnvzf7wcVSsleX2xzoG/G9sAYE20gU44lR5BeLzKDQ69LIjgTw2p2KIk2wMN3ZIwtURzvd kE04zyBwhnRxCshTAmAo/0ZU+kxL5QIQibw5EOekpy5Hva9prx6vK1Dghhckef1v4ATk5sdPrzn 9oBHiCjfM2WebrXGzVPcfkcmG2SDZ7pXbFs7QxuIEcaPHzksSgaiyDiPJyGitrf7vuk5RQwyCYn ZaomqDD9BDlGiVGdvMhfBKVzMyRvFUd1JmQ/SotJrkfDkpbIdnrEB/0V+Zj5PVy/XrCHiW+xURo raO2W4MRxqnDw0rH4+97EAY+0vg4yBrJKul2GKqiYyOw5eROwkPYyJxhiFF+pAPLszJ8E22aldT +sWJ5TvS/BR40n8snSg== X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE3MDAzNyBTYWx0ZWRfXzcEjTn0NlD4V u4WWB6Hk0yCJGcgYJqfu4+qp6vyMmzllogNKLZhaL5jGPcEOaexO8btkFRfSVd1j/dBvEv16iQl SD1pnODm3qRJebd8GFOCP0qODkNvXLE= X-Authority-Analysis: v=2.4 cv=DYMnbPtW c=1 sm=1 tr=0 ts=6a59ad31 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=_g2Ecp_Vah_XpkdnnNEA:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-GUID: -_yjSo9c5DOrNOFxpY0gwmSFi-KXntkD X-Proofpoint-ORIG-GUID: -_yjSo9c5DOrNOFxpY0gwmSFi-KXntkD X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-17_01,2026-07-15_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 impostorscore=0 lowpriorityscore=0 bulkscore=0 phishscore=0 adultscore=0 priorityscore=1501 spamscore=0 malwarescore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607170037 Add device tree bindings for the video clock controller on Qualcomm Maili SoC. Signed-off-by: Jagadeesh Kona Reviewed-by: Krzysztof Kozlowski --- .../bindings/clock/qcom,sm8450-videocc.yaml | 2 + include/dt-bindings/clock/qcom,maili-videocc.h | 50 ++++++++++++++++++= ++++ 2 files changed, 52 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.ya= ml b/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml index 1e1fec1cd7ce96f103348baf85341e775fac690a..910c6d5672b8657f161058c4ceb= a98637c299b73 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml @@ -18,6 +18,7 @@ description: | include/dt-bindings/clock/qcom,glymur-videocc.h include/dt-bindings/clock/qcom,hawi-videocc.h include/dt-bindings/clock/qcom,kaanapali-videocc.h + include/dt-bindings/clock/qcom,maili-videocc.h include/dt-bindings/clock/qcom,sm8450-videocc.h include/dt-bindings/clock/qcom,sm8650-videocc.h include/dt-bindings/clock/qcom,sm8750-videocc.h @@ -29,6 +30,7 @@ properties: - qcom,glymur-videocc - qcom,hawi-videocc - qcom,kaanapali-videocc + - qcom,maili-videocc - qcom,sm8450-videocc - qcom,sm8475-videocc - qcom,sm8550-videocc diff --git a/include/dt-bindings/clock/qcom,maili-videocc.h b/include/dt-bi= ndings/clock/qcom,maili-videocc.h new file mode 100644 index 0000000000000000000000000000000000000000..f8461048b04d43cc39606b41527= 3c17eb5106dcf --- /dev/null +++ b/include/dt-bindings/clock/qcom,maili-videocc.h @@ -0,0 +1,50 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef _DT_BINDINGS_CLK_QCOM_VIDEO_CC_MAILI_H +#define _DT_BINDINGS_CLK_QCOM_VIDEO_CC_MAILI_H + +/* VIDEO_CC clocks */ +#define VIDEO_CC_AHB_CLK 0 +#define VIDEO_CC_AHB_CLK_SRC 1 +#define VIDEO_CC_MVS0_CLK 2 +#define VIDEO_CC_MVS0_CLK_SRC 3 +#define VIDEO_CC_MVS0_FREERUN_CLK 4 +#define VIDEO_CC_MVS0_SHIFT_CLK 5 +#define VIDEO_CC_MVS0_VPP0_CLK 6 +#define VIDEO_CC_MVS0_VPP0_FREERUN_CLK 7 +#define VIDEO_CC_MVS0B_CLK 8 +#define VIDEO_CC_MVS0B_CLK_SRC 9 +#define VIDEO_CC_MVS0B_FREERUN_CLK 10 +#define VIDEO_CC_MVS0C_CLK 11 +#define VIDEO_CC_MVS0C_CLK_SRC 12 +#define VIDEO_CC_MVS0C_DEBUG_CLK 13 +#define VIDEO_CC_MVS0C_FREERUN_CLK 14 +#define VIDEO_CC_MVS0C_SHIFT_CLK 15 +#define VIDEO_CC_PLL0 16 +#define VIDEO_CC_PLL1 17 +#define VIDEO_CC_PLL2 18 +#define VIDEO_CC_SLEEP_CLK 19 +#define VIDEO_CC_TS_XO_CLK 20 +#define VIDEO_CC_XO_CLK 21 +#define VIDEO_CC_XO_CLK_SRC 22 + +/* VIDEO_CC power domains */ +#define VIDEO_CC_MVS0_GDSC 0 +#define VIDEO_CC_MVS0_VPP0_GDSC 1 +#define VIDEO_CC_MVS0C_GDSC 2 + +/* VIDEO_CC resets */ +#define VIDEO_CC_INTERFACE_BCR 0 +#define VIDEO_CC_MVS0_BCR 1 +#define VIDEO_CC_MVS0_CLK_ARES 2 +#define VIDEO_CC_MVS0_FREERUN_CLK_ARES 3 +#define VIDEO_CC_MVS0_VPP0_BCR 4 +#define VIDEO_CC_MVS0C_BCR 5 +#define VIDEO_CC_MVS0C_CLK_ARES 6 +#define VIDEO_CC_MVS0C_FREERUN_CLK_ARES 7 +#define VIDEO_CC_XO_CLK_ARES 8 + +#endif --=20 2.34.1 From nobody Sat Jul 25 06:11:12 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F3CB964A8D for ; Fri, 17 Jul 2026 04:19:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784261945; cv=none; b=UTstzB12nFNKA1I4qie65uoP3kCi16tt+YVLnzKCRUDy18TnFCF+k7k9IQVaHidb+aPjsz6GJckXOahNUU1xhrAwZ/EmlOqrpTMatFz9vn80g8PEsrvs6Uh/UfAD01e5v0bvUtdkUh0L1TRRvs+5O959K3USgNQJdvpT9pRgWE8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784261945; c=relaxed/simple; bh=NazUBg+VLH1qPmUSAsiv0mdZYgxB7Hant/qDDP+F5LI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=U6/ymb8Xg2FehUX/imtEuYIleRk8FJEbmu63HhVjEPmDagUGTz4U2McGm0KqGIPk4imSdFwP9T8QQSMqEA+0fL9ootjTXLPxy1muDNWzUsmmMuPZcIzL1ddEVxJvMn71zA6Gy/TnyHEONujO8WnU6+jlam6/TQJk7S4Eai5f+zQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=dRvk6Vts; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=kwRgIFvV; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="dRvk6Vts"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="kwRgIFvV" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66H33nJs1617181 for ; Fri, 17 Jul 2026 04:19:03 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= gC6Jt7rsjw8DMgQenVINqOOctfzcCt+kYt4XkWvnf4c=; b=dRvk6Vts3SFgkjh3 cDALnUJJWp4uQnThUQgFhRMwL2TisVsuezpyDzucG433gAfEfmp+5gUBLDfB3ApN LU7+dv2U+rxuC8kZOIK7zx/EiG0WQrlZhTBMOuVdkgb/as4FdzYWGEYk3wMoWzTb x/yaYXEdgweSSBEbRo+iia3g2O+0qbgiX24aNDxVFm8dyEGmtL3tIwhuR7ohU8tR vEeW4KV3b+Y8YRmiXaVtoOJksNRwYb9iphOYYFyQJwhB0BKHVn3Q2SIpKDyLSh5k Ti0WxKs2gzjjqHsR4ET0Sz98uphhkGNDlU9jIZI+3hsEJ5nFZdOqEQEoAHD506cv lKDnVg== Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ff3u6hx44-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 17 Jul 2026 04:19:03 +0000 (GMT) Received: by mail-pg1-f200.google.com with SMTP id 41be03b00d2f7-c88aab7c1fcso17444435a12.3 for ; Thu, 16 Jul 2026 21:19:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784261942; x=1784866742; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=gC6Jt7rsjw8DMgQenVINqOOctfzcCt+kYt4XkWvnf4c=; b=kwRgIFvVnwP5AEVkfeFx2luZLpRXGxpgfLlc0vat/JbD9EQ2blT55hfiMrBnw+cNy9 ykDSaTNJQYxpWOaaOcbHin3+qi199VkLKcRxCcSuuA5ivIjP4H/sJdDgCmXwTylxQrwO CCpEAcgv4P3nghnxdJDGROp/+fvV4p0QY+lEtbJKIcvwTHLNGbnpAhVe+9+FtsS4bRaJ siyR1MR3AjdIJgNXeuCUBOkQRiz7quxE47sqgNm33xUCe9ig2QuwZHYOnHTdhddwtB5F 9Q/KN9l0NMVyEj8sVDD0YWE6X0uNA+PdNDMcrQByavG3wv5tBDSWz0OKZ/lAQOgBoZUS uMvA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784261942; x=1784866742; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=gC6Jt7rsjw8DMgQenVINqOOctfzcCt+kYt4XkWvnf4c=; b=HGq3HuFHBmmyuIzcXsMw3etOv6FiLrB/FD36l1Oa6ZbeTdDltgZN+/BLiVOi6Q46PC rhghzYSpaHm42qTLF+9bM6P/seHHnI4wwRqdH4RpPo/o4cHA/f6NLbncqy+BDrFnw7TO svYO37yeT1vx69OqYh9a4eYzKB+wMCMfnXBX4lnHauUH9dqPW109FDXplXpzYd2iegrs v65yUVBp1UUueRy75+3vIhiaEPV7CfUBj+XVvrItRInakv+7jzN6XIqZM5ij9tWHKHNP p1ZuLikiiXtxObAL/FP3CkQ/cPVHfzzMsKMneii2q/STPGwsgdF2vztk7wRls7mUoDTR PX2Q== X-Forwarded-Encrypted: i=1; AHgh+RqXUJNTm5+1tTKoq652qJaZ1IemDm4fwKOvxIJKBz8ZjM2GwqHM2s9ZtqPeABAMZ7cmSzbkiVNaSnUlJCA=@vger.kernel.org X-Gm-Message-State: AOJu0YzsCPctR2Hs8ddFArbF5zOug66nq+B42Oy7ZKXfUn+1PlotDQX5 KNW1hZtnAmhx59MIWhPnuPCLk5KVbQ+HkOp2R32YC4g3DW0e1lA0mmmYVtJAHYeWonmnIapGuCm +cawxcfrDK32NdMbD+PRHVSFBlvyxOeaySTLqCIH+b4RMiLZsUd4e/6P4AVC4nlJJq6I= X-Gm-Gg: AfdE7cnteA/WOniUwC5/UbpzIv6J7HXK8FDTGToQsN/rPFpGDfToxB2Q/powrflvucg 9esJiYCHE25wLeRQxuwB7p3gN2kX5cGE924ntKzKxYR344cFhZMDuBV2wN0cW95qvmaMAbgKWbn SR90U9gtszjEbEQu9YKzZHq5h1jZt2EHL4D0BQdw0t8P84ntY7lzEllMhcLONGBBgQgmlJSLJop BeP68ma2prfPFmmhZysFPI6uz38it9dpvYAWnXBd2Hc6EZ8+0zHTTjCSBpkMHcYLYSo/WqF1fL7 5PRGYW1jXUG69CXFnl07XZcPVbLarvgf+avNBjpyml6vdGD+h1pdcHnRHaPVAM122jsUkTcJV58 n6ORNRZIaG0jD56LZAJjqtRyw5ENYKtk= X-Received: by 2002:a05:6a20:ae2f:b0:3c3:9835:e75e with SMTP id adf61e73a8af0-3c3ad9aeb39mr804225637.70.1784261942243; Thu, 16 Jul 2026 21:19:02 -0700 (PDT) X-Received: by 2002:a05:6a20:ae2f:b0:3c3:9835:e75e with SMTP id adf61e73a8af0-3c3ad9aeb39mr804198637.70.1784261941697; Thu, 16 Jul 2026 21:19:01 -0700 (PDT) Received: from hu-jkona-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-13ce2cd6e6esm875300c88.13.2026.07.16.21.18.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Jul 2026 21:19:01 -0700 (PDT) From: Jagadeesh Kona Date: Fri, 17 Jul 2026 09:44:45 +0530 Subject: [PATCH v3 2/2] clk: qcom: Add support for videocc driver on Qualcomm Maili SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260717-maili_videocc-v3-2-6656694b06a7@oss.qualcomm.com> References: <20260717-maili_videocc-v3-0-6656694b06a7@oss.qualcomm.com> In-Reply-To: <20260717-maili_videocc-v3-0-6656694b06a7@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das , Jagadeesh Kona Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jagadeesh Kona , Konrad Dybcio X-Mailer: b4 0.14.2 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE3MDAzNyBTYWx0ZWRfX9yXwHLKNADjw vMaA5pGm1pO+18HnBrVVZe4PnW7Y3JK2oE3cSqxWNOgXIzrtJRq8QNbVcSzqk/eE1l8Hc62WAAx fTOc0dKqKm7VNE0keVJHpObFgWxJ/AtIqoZIPCCp4xaclAHcZ+saoW65QXvYZPB533oWsKNOwnB GzTTAIJOkXYPr3KQZrAfM/gmZT5C8DyoA7QDzWeRNtGhJ09cZoOKK4CliMROC9jpmXRpEjHudji LxX3NcxAv1MyGahv/Jav+uC/l+r/Nxz6UG3hESmDUJdBpkO0fQLGVMkxhZVLZmCdpGyoizdc82o o5n2n2EaM4iPrLPMxh/7jM/xQMnHK9cDzSTnfyA5gtETNnmCJQdhhxPHxtXKZENjFXu3nwYQvGX T7D874AuP93YcujaNBPvIyoWOu12H7GA1PvIP9lzPtvwNYBqK9YlBFMrhbLv/HyQIy38uML7sig LApNZyQgziAV6eILj6A== X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE3MDAzNyBTYWx0ZWRfX2eTGxiPwGzDc 17jyy7KrAdMrgJVd6YKG7Ix5pxZwSC6ESReArBq7jhSGWipnetrd9IpTXlXXbDAFpQdnnwG9vBO GWuF/ucSY4/hgRXd7jrOMLRS4Tjl0zk= X-Authority-Analysis: v=2.4 cv=DYMnbPtW c=1 sm=1 tr=0 ts=6a59ad37 cx=c_pps a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=F0qgNhY56VeKpUo0egcA:9 a=QEXdDO2ut3YA:10 a=3WC7DwWrALyhR5TkjVHa:22 X-Proofpoint-GUID: swuigY_YOQUOyXu64qr1XFgcbP8EM8Ea X-Proofpoint-ORIG-GUID: swuigY_YOQUOyXu64qr1XFgcbP8EM8Ea X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-17_01,2026-07-15_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 impostorscore=0 lowpriorityscore=0 bulkscore=0 phishscore=0 adultscore=0 priorityscore=1501 spamscore=0 malwarescore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607170037 Add support for Qualcomm Maili video clock controller driver for video clients to be able to request for videocc clocks. Reviewed-by: Konrad Dybcio Reviewed-by: Taniya Das Signed-off-by: Jagadeesh Kona --- drivers/clk/qcom/Kconfig | 10 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/videocc-maili.c | 660 +++++++++++++++++++++++++++++++++++= ++++ 3 files changed, 671 insertions(+) diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index 63f271aff1771bea0885fb753dd28d02fd7d4ab6..690f0b6fe227ca449274d3606f7= ca6a9da23a5ab 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -181,6 +181,16 @@ config CLK_KAANAPALI_VIDEOCC Say Y if you want to support video devices and functionality such as video encode/decode. =20 +config CLK_MAILI_VIDEOCC + tristate "Maili Video Clock Controller" + depends on ARM64 || COMPILE_TEST + select CLK_HAWI_GCC + default m if ARCH_QCOM + help + Support for the video clock controller on Maili devices. + Say Y if you want to support video devices and functionality such as + video encode/decode. + config CLK_NORD_GCC tristate "Nord Global Clock Controller" depends on ARM64 || COMPILE_TEST diff --git a/drivers/clk/qcom/Makefile b/drivers/clk/qcom/Makefile index db7689ee5dc63bc8b7d12b8222188bc1e1ff78ba..bb5e3dc7073340f895d3e1108f2= 43c8d66b84b4f 100644 --- a/drivers/clk/qcom/Makefile +++ b/drivers/clk/qcom/Makefile @@ -40,6 +40,7 @@ obj-$(CONFIG_CLK_KAANAPALI_GCC) +=3D gcc-kaanapali.o obj-$(CONFIG_CLK_KAANAPALI_GPUCC) +=3D gpucc-kaanapali.o gxclkctl-kaanapal= i.o obj-$(CONFIG_CLK_KAANAPALI_TCSRCC) +=3D tcsrcc-kaanapali.o obj-$(CONFIG_CLK_KAANAPALI_VIDEOCC) +=3D videocc-kaanapali.o +obj-$(CONFIG_CLK_MAILI_VIDEOCC) +=3D videocc-maili.o obj-$(CONFIG_CLK_NORD_GCC) +=3D gcc-nord.o negcc-nord.o nwgcc-nord.o segcc= -nord.o obj-$(CONFIG_CLK_NORD_TCSRCC) +=3D tcsrcc-nord.o obj-$(CONFIG_CLK_SHIKRA_GCC) +=3D gcc-shikra.o diff --git a/drivers/clk/qcom/videocc-maili.c b/drivers/clk/qcom/videocc-ma= ili.c new file mode 100644 index 0000000000000000000000000000000000000000..a7044009f078a9a36c8cf691444= 3415ed8a31118 --- /dev/null +++ b/drivers/clk/qcom/videocc-maili.c @@ -0,0 +1,660 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include +#include + +#include + +#include "clk-alpha-pll.h" +#include "clk-branch.h" +#include "clk-rcg.h" +#include "clk-regmap.h" +#include "clk-regmap-divider.h" +#include "common.h" +#include "gdsc.h" +#include "reset.h" + +#define ACCU_CFG_MASK GENMASK(25, 21) + +enum { + DT_BI_TCXO, + DT_AHB_CLK, +}; + +enum { + P_BI_TCXO, + P_VIDEO_CC_PLL0_OUT_MAIN, + P_VIDEO_CC_PLL1_OUT_MAIN, + P_VIDEO_CC_PLL2_OUT_MAIN, +}; + +static const struct pll_vco taycan_eha_t_vco[] =3D { + { 249600000, 2500000000, 0 }, +}; + +/* 360.0 MHz Configuration */ +static const struct alpha_pll_config video_cc_pll0_config =3D { + .l =3D 0x12, + .cal_l =3D 0x42, + .alpha =3D 0xc000, + .config_ctl_val =3D 0xa5c400e7, + .config_ctl_hi_val =3D 0x0a806160, + .config_ctl_hi1_val =3D 0xf51dea20, + .user_ctl_val =3D 0x00000000, + .user_ctl_hi_val =3D 0x00000002, +}; + +static struct clk_alpha_pll video_cc_pll0 =3D { + .offset =3D 0x0, + .config =3D &video_cc_pll0_config, + .vco_table =3D taycan_eha_t_vco, + .num_vco =3D ARRAY_SIZE(taycan_eha_t_vco), + .regs =3D clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_TAYCAN_EHA_T], + .clkr =3D { + .hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_pll0", + .parent_data =3D &(const struct clk_parent_data) { + .index =3D DT_BI_TCXO, + }, + .num_parents =3D 1, + .ops =3D &clk_alpha_pll_taycan_eha_t_ops, + }, + }, +}; + +/* 480.0 MHz Configuration */ +static const struct alpha_pll_config video_cc_pll1_config =3D { + .l =3D 0x19, + .cal_l =3D 0x42, + .alpha =3D 0x0, + .config_ctl_val =3D 0xa5c400e7, + .config_ctl_hi_val =3D 0x0a806160, + .config_ctl_hi1_val =3D 0xf51dea20, + .user_ctl_val =3D 0x00000000, + .user_ctl_hi_val =3D 0x00000002, +}; + +static struct clk_alpha_pll video_cc_pll1 =3D { + .offset =3D 0x1000, + .config =3D &video_cc_pll1_config, + .vco_table =3D taycan_eha_t_vco, + .num_vco =3D ARRAY_SIZE(taycan_eha_t_vco), + .regs =3D clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_TAYCAN_EHA_T], + .clkr =3D { + .hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_pll1", + .parent_data =3D &(const struct clk_parent_data) { + .index =3D DT_BI_TCXO, + }, + .num_parents =3D 1, + .ops =3D &clk_alpha_pll_taycan_eha_t_ops, + }, + }, +}; + +/* 480.0 MHz Configuration */ +static const struct alpha_pll_config video_cc_pll2_config =3D { + .l =3D 0x19, + .cal_l =3D 0x42, + .alpha =3D 0x0, + .config_ctl_val =3D 0xa5c400e7, + .config_ctl_hi_val =3D 0x0a806160, + .config_ctl_hi1_val =3D 0xf51dea20, + .user_ctl_val =3D 0x00000000, + .user_ctl_hi_val =3D 0x00000002, +}; + +static struct clk_alpha_pll video_cc_pll2 =3D { + .offset =3D 0x2000, + .config =3D &video_cc_pll2_config, + .vco_table =3D taycan_eha_t_vco, + .num_vco =3D ARRAY_SIZE(taycan_eha_t_vco), + .regs =3D clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_TAYCAN_EHA_T], + .clkr =3D { + .hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_pll2", + .parent_data =3D &(const struct clk_parent_data) { + .index =3D DT_BI_TCXO, + }, + .num_parents =3D 1, + .ops =3D &clk_alpha_pll_taycan_eha_t_ops, + }, + }, +}; + +static const struct parent_map video_cc_parent_map_0[] =3D { + { P_BI_TCXO, 0 }, +}; + +static const struct clk_parent_data video_cc_parent_data_0[] =3D { + { .index =3D DT_BI_TCXO }, +}; + +static const struct parent_map video_cc_parent_map_1[] =3D { + { P_BI_TCXO, 0 }, + { P_VIDEO_CC_PLL1_OUT_MAIN, 1 }, +}; + +static const struct clk_parent_data video_cc_parent_data_1[] =3D { + { .index =3D DT_BI_TCXO }, + { .hw =3D &video_cc_pll1.clkr.hw }, +}; + +static const struct parent_map video_cc_parent_map_2[] =3D { + { P_BI_TCXO, 0 }, + { P_VIDEO_CC_PLL2_OUT_MAIN, 1 }, +}; + +static const struct clk_parent_data video_cc_parent_data_2[] =3D { + { .index =3D DT_BI_TCXO }, + { .hw =3D &video_cc_pll2.clkr.hw }, +}; + +static const struct parent_map video_cc_parent_map_3[] =3D { + { P_BI_TCXO, 0 }, + { P_VIDEO_CC_PLL0_OUT_MAIN, 1 }, +}; + +static const struct clk_parent_data video_cc_parent_data_3[] =3D { + { .index =3D DT_BI_TCXO }, + { .hw =3D &video_cc_pll0.clkr.hw }, +}; + +static const struct freq_tbl ftbl_video_cc_ahb_clk_src[] =3D { + F(19200000, P_BI_TCXO, 1, 0, 0), + { } +}; + +static struct clk_rcg2 video_cc_ahb_clk_src =3D { + .cmd_rcgr =3D 0x8060, + .mnd_width =3D 0, + .hid_width =3D 5, + .parent_map =3D video_cc_parent_map_0, + .freq_tbl =3D ftbl_video_cc_ahb_clk_src, + .hw_clk_ctrl =3D true, + .clkr.hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_ahb_clk_src", + .parent_data =3D video_cc_parent_data_0, + .num_parents =3D ARRAY_SIZE(video_cc_parent_data_0), + .flags =3D CLK_SET_RATE_PARENT, + .ops =3D &clk_rcg2_shared_ops, + }, +}; + +static const struct freq_tbl ftbl_video_cc_mvs0_clk_src[] =3D { + F(240000000, P_VIDEO_CC_PLL1_OUT_MAIN, 2, 0, 0), + F(338000000, P_VIDEO_CC_PLL1_OUT_MAIN, 2, 0, 0), + F(420000000, P_VIDEO_CC_PLL1_OUT_MAIN, 2, 0, 0), + F(444000000, P_VIDEO_CC_PLL1_OUT_MAIN, 2, 0, 0), + F(600000000, P_VIDEO_CC_PLL1_OUT_MAIN, 2, 0, 0), + F(630000000, P_VIDEO_CC_PLL1_OUT_MAIN, 2, 0, 0), + F(800000000, P_VIDEO_CC_PLL1_OUT_MAIN, 2, 0, 0), + F(1000000000, P_VIDEO_CC_PLL1_OUT_MAIN, 2, 0, 0), + { } +}; + +static struct clk_rcg2 video_cc_mvs0_clk_src =3D { + .cmd_rcgr =3D 0x8030, + .mnd_width =3D 0, + .hid_width =3D 5, + .parent_map =3D video_cc_parent_map_1, + .freq_tbl =3D ftbl_video_cc_mvs0_clk_src, + .hw_clk_ctrl =3D true, + .clkr.hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_mvs0_clk_src", + .parent_data =3D video_cc_parent_data_1, + .num_parents =3D ARRAY_SIZE(video_cc_parent_data_1), + .flags =3D CLK_SET_RATE_PARENT, + .ops =3D &clk_rcg2_shared_ops, + }, +}; + +static const struct freq_tbl ftbl_video_cc_mvs0b_clk_src[] =3D { + F(240000000, P_VIDEO_CC_PLL2_OUT_MAIN, 2, 0, 0), + F(338000000, P_VIDEO_CC_PLL2_OUT_MAIN, 2, 0, 0), + F(420000000, P_VIDEO_CC_PLL2_OUT_MAIN, 2, 0, 0), + F(444000000, P_VIDEO_CC_PLL2_OUT_MAIN, 2, 0, 0), + F(533000000, P_VIDEO_CC_PLL2_OUT_MAIN, 2, 0, 0), + F(630000000, P_VIDEO_CC_PLL2_OUT_MAIN, 2, 0, 0), + F(800000000, P_VIDEO_CC_PLL2_OUT_MAIN, 2, 0, 0), + { } +}; + +static struct clk_rcg2 video_cc_mvs0b_clk_src =3D { + .cmd_rcgr =3D 0x8018, + .mnd_width =3D 0, + .hid_width =3D 5, + .parent_map =3D video_cc_parent_map_2, + .freq_tbl =3D ftbl_video_cc_mvs0b_clk_src, + .hw_clk_ctrl =3D true, + .clkr.hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_mvs0b_clk_src", + .parent_data =3D video_cc_parent_data_2, + .num_parents =3D ARRAY_SIZE(video_cc_parent_data_2), + .flags =3D CLK_SET_RATE_PARENT, + .ops =3D &clk_rcg2_shared_ops, + }, +}; + +static const struct freq_tbl ftbl_video_cc_mvs0c_clk_src[] =3D { + F(360000000, P_VIDEO_CC_PLL0_OUT_MAIN, 1, 0, 0), + F(507000000, P_VIDEO_CC_PLL0_OUT_MAIN, 1, 0, 0), + F(630000000, P_VIDEO_CC_PLL0_OUT_MAIN, 1, 0, 0), + F(666000000, P_VIDEO_CC_PLL0_OUT_MAIN, 1, 0, 0), + F(800000000, P_VIDEO_CC_PLL0_OUT_MAIN, 1, 0, 0), + F(1104000000, P_VIDEO_CC_PLL0_OUT_MAIN, 1, 0, 0), + F(1260000000, P_VIDEO_CC_PLL0_OUT_MAIN, 1, 0, 0), + { } +}; + +static struct clk_rcg2 video_cc_mvs0c_clk_src =3D { + .cmd_rcgr =3D 0x8048, + .mnd_width =3D 0, + .hid_width =3D 5, + .parent_map =3D video_cc_parent_map_3, + .freq_tbl =3D ftbl_video_cc_mvs0c_clk_src, + .hw_clk_ctrl =3D true, + .clkr.hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_mvs0c_clk_src", + .parent_data =3D video_cc_parent_data_3, + .num_parents =3D ARRAY_SIZE(video_cc_parent_data_3), + .flags =3D CLK_SET_RATE_PARENT, + .ops =3D &clk_rcg2_shared_ops, + }, +}; + +static struct clk_rcg2 video_cc_xo_clk_src =3D { + .cmd_rcgr =3D 0x8194, + .mnd_width =3D 0, + .hid_width =3D 5, + .parent_map =3D video_cc_parent_map_0, + .freq_tbl =3D ftbl_video_cc_ahb_clk_src, + .clkr.hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_xo_clk_src", + .parent_data =3D video_cc_parent_data_0, + .num_parents =3D ARRAY_SIZE(video_cc_parent_data_0), + .flags =3D CLK_SET_RATE_PARENT, + .ops =3D &clk_rcg2_ops, + }, +}; + +static struct clk_branch video_cc_mvs0_clk =3D { + .halt_reg =3D 0x80d0, + .halt_check =3D BRANCH_HALT_VOTED, + .hwcg_reg =3D 0x80d0, + .hwcg_bit =3D 1, + .clkr =3D { + .enable_reg =3D 0x80d0, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_mvs0_clk", + .parent_hws =3D (const struct clk_hw*[]) { + &video_cc_mvs0_clk_src.clkr.hw, + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_mem_branch video_cc_mvs0_freerun_clk =3D { + .mem_enable_reg =3D 0x80e4, + .mem_ack_reg =3D 0x80e4, + .mem_enable_mask =3D BIT(3), + .mem_enable_ack_mask =3D GENMASK(11, 10), + .mem_enable_invert =3D true, + .branch =3D { + .halt_reg =3D 0x80e0, + .halt_check =3D BRANCH_HALT, + .clkr =3D { + .enable_reg =3D 0x80e0, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_mvs0_freerun_clk", + .parent_hws =3D (const struct clk_hw*[]) { + &video_cc_mvs0_clk_src.clkr.hw, + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + .ops =3D &clk_branch2_mem_ops, + }, + }, + }, +}; + +static struct clk_branch video_cc_mvs0_shift_clk =3D { + .halt_reg =3D 0x81b4, + .halt_check =3D BRANCH_HALT_VOTED, + .hwcg_reg =3D 0x81b4, + .hwcg_bit =3D 1, + .clkr =3D { + .enable_reg =3D 0x81b4, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_mvs0_shift_clk", + .parent_hws =3D (const struct clk_hw*[]) { + &video_cc_xo_clk_src.clkr.hw, + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch video_cc_mvs0_vpp0_clk =3D { + .halt_reg =3D 0x8134, + .halt_check =3D BRANCH_HALT_VOTED, + .hwcg_reg =3D 0x8134, + .hwcg_bit =3D 1, + .clkr =3D { + .enable_reg =3D 0x8134, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_mvs0_vpp0_clk", + .parent_hws =3D (const struct clk_hw*[]) { + &video_cc_mvs0_clk_src.clkr.hw, + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch video_cc_mvs0_vpp0_freerun_clk =3D { + .halt_reg =3D 0x8144, + .halt_check =3D BRANCH_HALT, + .clkr =3D { + .enable_reg =3D 0x8144, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_mvs0_vpp0_freerun_clk", + .parent_hws =3D (const struct clk_hw*[]) { + &video_cc_mvs0_clk_src.clkr.hw, + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch video_cc_mvs0b_clk =3D { + .halt_reg =3D 0x80bc, + .halt_check =3D BRANCH_HALT_VOTED, + .hwcg_reg =3D 0x80bc, + .hwcg_bit =3D 1, + .clkr =3D { + .enable_reg =3D 0x80bc, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_mvs0b_clk", + .parent_hws =3D (const struct clk_hw*[]) { + &video_cc_mvs0b_clk_src.clkr.hw, + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch video_cc_mvs0b_freerun_clk =3D { + .halt_reg =3D 0x80cc, + .halt_check =3D BRANCH_HALT, + .clkr =3D { + .enable_reg =3D 0x80cc, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_mvs0b_freerun_clk", + .parent_hws =3D (const struct clk_hw*[]) { + &video_cc_mvs0b_clk_src.clkr.hw, + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch video_cc_mvs0c_clk =3D { + .halt_reg =3D 0x8164, + .halt_check =3D BRANCH_HALT_VOTED, + .hwcg_reg =3D 0x8164, + .hwcg_bit =3D 1, + .clkr =3D { + .enable_reg =3D 0x8164, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_mvs0c_clk", + .parent_hws =3D (const struct clk_hw*[]) { + &video_cc_mvs0c_clk_src.clkr.hw, + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch video_cc_mvs0c_debug_clk =3D { + .halt_reg =3D 0x81c0, + .halt_check =3D BRANCH_HALT, + .clkr =3D { + .enable_reg =3D 0x81c0, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_mvs0c_debug_clk", + .parent_hws =3D (const struct clk_hw*[]) { + &video_cc_mvs0c_clk_src.clkr.hw, + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch video_cc_mvs0c_freerun_clk =3D { + .halt_reg =3D 0x8174, + .halt_check =3D BRANCH_HALT, + .clkr =3D { + .enable_reg =3D 0x8174, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_mvs0c_freerun_clk", + .parent_hws =3D (const struct clk_hw*[]) { + &video_cc_mvs0c_clk_src.clkr.hw, + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch video_cc_mvs0c_shift_clk =3D { + .halt_reg =3D 0x81b8, + .halt_check =3D BRANCH_HALT_VOTED, + .hwcg_reg =3D 0x81b8, + .hwcg_bit =3D 1, + .clkr =3D { + .enable_reg =3D 0x81b8, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "video_cc_mvs0c_shift_clk", + .parent_hws =3D (const struct clk_hw*[]) { + &video_cc_xo_clk_src.clkr.hw, + }, + .num_parents =3D 1, + .flags =3D CLK_SET_RATE_PARENT, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct gdsc video_cc_mvs0c_gdsc =3D { + .gdscr =3D 0x814c, + .en_rest_wait_val =3D 0x2, + .en_few_wait_val =3D 0x2, + .clk_dis_wait_val =3D 0x6, + .pd =3D { + .name =3D "video_cc_mvs0c_gdsc", + }, + .pwrsts =3D PWRSTS_OFF_ON, + .flags =3D POLL_CFG_GDSCR | RETAIN_FF_ENABLE, +}; + +static struct gdsc video_cc_mvs0_gdsc =3D { + .gdscr =3D 0x80a8, + .en_rest_wait_val =3D 0x2, + .en_few_wait_val =3D 0x2, + .clk_dis_wait_val =3D 0x6, + .pd =3D { + .name =3D "video_cc_mvs0_gdsc", + }, + .parent =3D &video_cc_mvs0c_gdsc.pd, + .pwrsts =3D PWRSTS_OFF_ON, + .flags =3D HW_CTRL_TRIGGER | POLL_CFG_GDSCR | RETAIN_FF_ENABLE, +}; + +static struct gdsc video_cc_mvs0_vpp0_gdsc =3D { + .gdscr =3D 0x8120, + .en_rest_wait_val =3D 0x2, + .en_few_wait_val =3D 0x2, + .clk_dis_wait_val =3D 0xf, + .pd =3D { + .name =3D "video_cc_mvs0_vpp0_gdsc", + }, + .pwrsts =3D PWRSTS_OFF_ON, + .flags =3D HW_CTRL_TRIGGER | POLL_CFG_GDSCR | RETAIN_FF_ENABLE, +}; + +static struct clk_regmap *video_cc_maili_clocks[] =3D { + [VIDEO_CC_AHB_CLK_SRC] =3D &video_cc_ahb_clk_src.clkr, + [VIDEO_CC_MVS0_CLK] =3D &video_cc_mvs0_clk.clkr, + [VIDEO_CC_MVS0_CLK_SRC] =3D &video_cc_mvs0_clk_src.clkr, + [VIDEO_CC_MVS0_FREERUN_CLK] =3D &video_cc_mvs0_freerun_clk.branch.clkr, + [VIDEO_CC_MVS0_SHIFT_CLK] =3D &video_cc_mvs0_shift_clk.clkr, + [VIDEO_CC_MVS0_VPP0_CLK] =3D &video_cc_mvs0_vpp0_clk.clkr, + [VIDEO_CC_MVS0_VPP0_FREERUN_CLK] =3D &video_cc_mvs0_vpp0_freerun_clk.clkr, + [VIDEO_CC_MVS0B_CLK] =3D &video_cc_mvs0b_clk.clkr, + [VIDEO_CC_MVS0B_CLK_SRC] =3D &video_cc_mvs0b_clk_src.clkr, + [VIDEO_CC_MVS0B_FREERUN_CLK] =3D &video_cc_mvs0b_freerun_clk.clkr, + [VIDEO_CC_MVS0C_CLK] =3D &video_cc_mvs0c_clk.clkr, + [VIDEO_CC_MVS0C_CLK_SRC] =3D &video_cc_mvs0c_clk_src.clkr, + [VIDEO_CC_MVS0C_DEBUG_CLK] =3D &video_cc_mvs0c_debug_clk.clkr, + [VIDEO_CC_MVS0C_FREERUN_CLK] =3D &video_cc_mvs0c_freerun_clk.clkr, + [VIDEO_CC_MVS0C_SHIFT_CLK] =3D &video_cc_mvs0c_shift_clk.clkr, + [VIDEO_CC_PLL0] =3D &video_cc_pll0.clkr, + [VIDEO_CC_PLL1] =3D &video_cc_pll1.clkr, + [VIDEO_CC_PLL2] =3D &video_cc_pll2.clkr, + [VIDEO_CC_XO_CLK_SRC] =3D &video_cc_xo_clk_src.clkr, +}; + +static struct gdsc *video_cc_maili_gdscs[] =3D { + [VIDEO_CC_MVS0_GDSC] =3D &video_cc_mvs0_gdsc, + [VIDEO_CC_MVS0_VPP0_GDSC] =3D &video_cc_mvs0_vpp0_gdsc, + [VIDEO_CC_MVS0C_GDSC] =3D &video_cc_mvs0c_gdsc, +}; + +static const struct qcom_reset_map video_cc_maili_resets[] =3D { + [VIDEO_CC_INTERFACE_BCR] =3D { 0x8178 }, + [VIDEO_CC_MVS0_BCR] =3D { 0x80a4 }, + [VIDEO_CC_MVS0_CLK_ARES] =3D { 0x80d0, 2 }, + [VIDEO_CC_MVS0_FREERUN_CLK_ARES] =3D { 0x80e0, 2 }, + [VIDEO_CC_MVS0_VPP0_BCR] =3D { 0x811c }, + [VIDEO_CC_MVS0C_BCR] =3D { 0x8148 }, + [VIDEO_CC_MVS0C_CLK_ARES] =3D { 0x8164, 2 }, + [VIDEO_CC_MVS0C_FREERUN_CLK_ARES] =3D { 0x8174, 2 }, + [VIDEO_CC_XO_CLK_ARES] =3D { 0x81ac, 2 }, +}; + +static struct clk_alpha_pll *video_cc_maili_plls[] =3D { + &video_cc_pll0, + &video_cc_pll1, + &video_cc_pll2, +}; + +static const u32 video_cc_maili_critical_cbcrs[] =3D { + 0x817c, /* VIDEO_CC_AHB_CLK */ + 0x81bc, /* VIDEO_CC_SLEEP_CLK */ + 0x81b0, /* VIDEO_CC_TS_XO_CLK */ + 0x81ac, /* VIDEO_CC_XO_CLK */ +}; + +static const struct regmap_config video_cc_maili_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0xa010, + .fast_io =3D true, +}; + +static void clk_maili_regs_configure(struct device *dev, struct regmap *re= gmap) +{ + /* + * Enable clk_on sync for MVS0 and VPP clocks as per the + * hardware recommendation. + */ + regmap_set_bits(regmap, 0x9f24, BIT(0)); + + /* + * Update ACCU configuration for MVS0 CFG3, MVS0 VPP0 CFG3, + * MVS0C CFG3 GDSCRs as per the hardware recommendation. + */ + regmap_set_bits(regmap, 0x80b4, ACCU_CFG_MASK); + regmap_set_bits(regmap, 0x812c, ACCU_CFG_MASK); + regmap_set_bits(regmap, 0x8158, ACCU_CFG_MASK); +} + +static const struct qcom_cc_driver_data video_cc_maili_driver_data =3D { + .alpha_plls =3D video_cc_maili_plls, + .num_alpha_plls =3D ARRAY_SIZE(video_cc_maili_plls), + .clk_cbcrs =3D video_cc_maili_critical_cbcrs, + .num_clk_cbcrs =3D ARRAY_SIZE(video_cc_maili_critical_cbcrs), + .clk_regs_configure =3D clk_maili_regs_configure, +}; + +static const struct qcom_cc_desc video_cc_maili_desc =3D { + .config =3D &video_cc_maili_regmap_config, + .clks =3D video_cc_maili_clocks, + .num_clks =3D ARRAY_SIZE(video_cc_maili_clocks), + .resets =3D video_cc_maili_resets, + .num_resets =3D ARRAY_SIZE(video_cc_maili_resets), + .gdscs =3D video_cc_maili_gdscs, + .num_gdscs =3D ARRAY_SIZE(video_cc_maili_gdscs), + .use_rpm =3D true, + .driver_data =3D &video_cc_maili_driver_data, +}; + +static const struct of_device_id video_cc_maili_match_table[] =3D { + { .compatible =3D "qcom,maili-videocc" }, + { } +}; +MODULE_DEVICE_TABLE(of, video_cc_maili_match_table); + +static int video_cc_maili_probe(struct platform_device *pdev) +{ + return qcom_cc_probe(pdev, &video_cc_maili_desc); +} + +static struct platform_driver video_cc_maili_driver =3D { + .probe =3D video_cc_maili_probe, + .driver =3D { + .name =3D "videocc-maili", + .of_match_table =3D video_cc_maili_match_table, + }, +}; + +module_platform_driver(video_cc_maili_driver); + +MODULE_DESCRIPTION("QTI VIDEOCC Maili Driver"); +MODULE_LICENSE("GPL"); --=20 2.34.1