From nobody Sat Jul 25 15:53:40 2026 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9F4D741E6A5 for ; Thu, 16 Jul 2026 12:34:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784205286; cv=none; b=aDuuAiZsRGAfEqnJ4lkNkVXZW9ObvEjzsr5XtX9ctF81W4dcPwbp9jYkPlJ3JCBzV6Ap+QG8y42JxIqScodyQLInTz3qMX8mvFwPaOGTcHw76n6e2ec6yq14NqIh0jSvHEh0IIIzQNZalUzTUBsJM4kA2cjx5uifdtmBWaqQoIk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784205286; c=relaxed/simple; bh=ZqIWP+AhPURiWzMGMvpsY8KCXG0v5mBRy77w21Oc5j0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=OZ0zmKj/E+EPmxnx2ETr9sOiJ6Vc6T84iJ6n+x5/vbjAg1Wy/EFVyNlgEdTsBchEzlSjTyrkITOsUIc1wuKNcU+0bDhhszUv0SNwDWm+HZ+WcZwYEIqvyic70uNKUGFG9aXD5tVKDgJhKgpIga5h1OB84vTtxDFro1D57hEZ1IQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=dAHlAGDA; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="dAHlAGDA" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-471eeac43bfso6339514f8f.3 for ; Thu, 16 Jul 2026 05:34:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784205283; x=1784810083; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=pdm90W6HWb62Z6VqHGsM8IzSM3ExZORe1y6Jx8qkLJc=; b=dAHlAGDADgRYj5QSP4vt/cCDQUnodO3axYjxNm1hySclyZM/vI8dIaKGLZ0R/o+H83 GeSBQ3LYEATUpv++5fzLFSbEb0bH9JWJgAzTJdgtQKsm4J9Pv6AG+x1sCx86AQxFan+T lW/k/0EYsxyJaohc3lQve6i1YE66ixfn+orLk42Xoy5vYs3kzUv/duz/j5XAvgGLMpop DRKD9IUh0lew1G4xTsMNPtWivS0+skJGRlpdAxYUjbzuNY70eTVFovUot5Kn2k9Ex3fo WOTaX5DaZqRIkVapLsPEKwOyvi9njdUopVSstHwjAfUdWm/0VwePFgh0m7Ev85OJEu6i DSAg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784205283; x=1784810083; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=pdm90W6HWb62Z6VqHGsM8IzSM3ExZORe1y6Jx8qkLJc=; b=dEpDAEvLb430U4bu8/qyPQuoeloDxDB6dOjTlNnsH9LxrzbDiJqR1wCyon20GtTZsF hQ7Zt5PiUrqjdKr0EDQjJ1gZRDvOiONql50KJBgMo8YikNXySjfPjy7r0mgAuI/9mlq2 39bJ7h0u2BkbSg782v6J0Eg4ixIC3aXVBdKZPtjaZWX+KGEzQzy4OpbMYd4ISlkld0AC qXIv+tmcc1AlaV38GXjVZCsyrbvPY+kMQM5mhFRdY/ukb2oS9eS8O1JGt81YPar3Gs94 BKYDZCxDWrTnB/2KUeH8SynjCkGoF++SLaJ59Hv0KuLRsPOHlmPSl3IqyAm3AraCy1Ov TSIQ== X-Forwarded-Encrypted: i=1; AHgh+Rrn2DxoglBoy3SaSHKzLsDKILUtBn71x80wOw7HUQFVF4GPC+CjAt7cjF0QcXmgjSwWd8YKcOzzRo1RhnY=@vger.kernel.org X-Gm-Message-State: AOJu0Yysm4Vss5vD/uf/KWMxd9b16AijD0txHIYQHHbWc+ooQzD9KXBK 7v528C2q5vNBDd/urRCr6UUMTQiOlj5prMOhisEOIFIuXYWZvZO5ZcFF X-Gm-Gg: AfdE7clt4+tMbX2hyqqEwDmPRE2RA8+aefg4m7HEXPSTuVafoqPEhUR9A26IZxD7F2Y cxuzjrT1Cyy2vbSRmb92bFBtnLqzaNRu2FDy78ol4LtuCR5+xP07Q94fnFffU8VPXCxKMf/HFDM i0b7RpKMnoMjLRm3Xc/BcO2vaHGDi8ogkIi3dRRXi/xRJ86koBr49AaPeqYqai9/w7F2W74xFIy i/gaaObBKrnkob6lVriTYuLwa4zArl0m+oxwPxFOskQBVp2AARbK69dWJ4FQHNFrEwJg0CdIa72 NFwl1jXT9+y/lZWvxPeVg52XOnNHjDDWT/z2LxBBRoMch12/MsI7sKXW7jH0lbFDTwd/yQtwGPp 2OcJ4tAtlu3NloB5pBWmAd83O7EtH6kqzmpp2PDVLpPOkfulgJP9WwcKx0KEgkqdMHPl6OtIVTg kUBz+sur547JPUbvL7XCtLtzZOjiGChywQcWEeBkIz9GCVMbux3vWISFwwSbMePj8oRf8BPjlFg K7xZpEoHq6pMF8/Kls6eQ11pNw= X-Received: by 2002:a05:600c:1f91:b0:495:3f84:a792 with SMTP id 5b1f17b1804b1-4953f84a866mr52933995e9.12.1784205282702; Thu, 16 Jul 2026 05:34:42 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:4150:a2d7:2b6b:840e]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49541e83d05sm48582645e9.6.2026.07.16.05.34.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Jul 2026 05:34:42 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Wim Van Sebroeck , Guenter Roeck , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v3 1/8] dt-bindings: clock: renesas: Split out RZ/T2H CPG binding Date: Thu, 16 Jul 2026 13:34:27 +0100 Message-ID: <20260716123434.2576253-2-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260716123434.2576253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20260716123434.2576253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Move the RZ/T2H and RZ/N2H clock controller bindings from the generic renesas,cpg-mssr.yaml schema into a dedicated binding. Unlike the traditional Renesas CPG/MSSR block, the RZ/T2H and RZ/N2H system controller integrates additional functionality beyond clock and module-stop control, including reset control, clock monitor support, write-protection registers and other system management features. Split the binding into a dedicated schema to describe these SoC-specific features and requirements without complicating the generic CPG/MSSR binding. Signed-off-by: Lad Prabhakar --- v2->v3: - new patch --- .../bindings/clock/renesas,cpg-mssr.yaml | 27 +----- .../clock/renesas,rzt2h-cpg-mssr.yaml | 87 +++++++++++++++++++ 2 files changed, 88 insertions(+), 26 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/renesas,rzt2h-c= pg-mssr.yaml diff --git a/Documentation/devicetree/bindings/clock/renesas,cpg-mssr.yaml = b/Documentation/devicetree/bindings/clock/renesas,cpg-mssr.yaml index 655154534c0f..933316c34372 100644 --- a/Documentation/devicetree/bindings/clock/renesas,cpg-mssr.yaml +++ b/Documentation/devicetree/bindings/clock/renesas,cpg-mssr.yaml @@ -52,16 +52,9 @@ properties: - renesas,r8a779f0-cpg-mssr # R-Car S4-8 - renesas,r8a779g0-cpg-mssr # R-Car V4H - renesas,r8a779h0-cpg-mssr # R-Car V4M - - renesas,r9a09g077-cpg-mssr # RZ/T2H - - renesas,r9a09g087-cpg-mssr # RZ/N2H =20 reg: - minItems: 1 - items: - - description: base address of register block 0 - - description: base address of register block 1 - description: base addresses of clock controller. Some controllers - (like r9a09g077) use two blocks instead of a single one. + maxItems: 1 =20 clocks: minItems: 1 @@ -108,24 +101,6 @@ required: - '#power-domain-cells' =20 allOf: - - if: - properties: - compatible: - contains: - enum: - - renesas,r9a09g077-cpg-mssr - - renesas,r9a09g087-cpg-mssr - then: - properties: - reg: - minItems: 2 - clock-names: - items: - - const: extal - else: - properties: - reg: - maxItems: 1 - if: not: properties: diff --git a/Documentation/devicetree/bindings/clock/renesas,rzt2h-cpg-mssr= .yaml b/Documentation/devicetree/bindings/clock/renesas,rzt2h-cpg-mssr.yaml new file mode 100644 index 000000000000..1b90289d61a8 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/renesas,rzt2h-cpg-mssr.yaml @@ -0,0 +1,87 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/renesas,rzt2h-cpg-mssr.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Renesas RZ/T2H and RZ/N2H CPG/MSSR Block + +maintainers: + - Lad Prabhakar + +description: | + The Renesas RZ/T2H and RZ/N2H CPG/MSSR block is a multi-function block + where apart from clock and reset handling it supports other features. + + These additional features include: + - Coordination with the Clock Monitor Array (CLMA) circuits to supervi= se frequency + integrity and initiate safe backup clock switching under fault condi= tions. + - Low-power state control registers (MSTPCR) that dictate module stand= by and core + sleep state transitions. + - Hardware write-protection logic (PRCRN/PRCRS registers). + - System-wide reset generation routing, debug counter halting, and mod= ule + configuration setups for PCIe and WDT IPs. + +properties: + compatible: + enum: + - renesas,r9a09g077-cpg-mssr # RZ/T2H + - renesas,r9a09g087-cpg-mssr # RZ/N2H + + reg: + items: + - description: base address of register block in Non-Safety area + - description: base address of register block in Safety area + + clocks: + maxItems: 1 + + clock-names: + const: extal + + '#clock-cells': + description: | + - For CPG core clocks, the two clock specifier cells must be "CPG_CO= RE" + and a core clock reference, as defined in + + - For module clocks, the two clock specifier cells must be "CPG_MOD"= and + a module number, as defined in the datasheet. + const: 2 + + '#power-domain-cells': + description: + SoC devices that are part of the CPG/MSSR Clock Domain and can be + power-managed through Module Standby should refer to the CPG device = node + in their "power-domains" property, as documented by the generic PM D= omain + bindings in Documentation/devicetree/bindings/power/power-domain.yam= l. + const: 0 + + '#reset-cells': + description: + The single reset specifier cell must be the module number, as define= d in + the datasheet. + const: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - '#clock-cells' + - '#power-domain-cells' + - '#reset-cells' + +additionalProperties: false + +examples: + - | + clock-controller@80280000 { + compatible =3D "renesas,r9a09g077-cpg-mssr"; + reg =3D <0x80280000 0x20000>, + <0x81280000 0x20000>; + clocks =3D <&extal_clk>; + clock-names =3D "extal"; + #clock-cells =3D <2>; + #power-domain-cells =3D <0>; + #reset-cells =3D <1>; + }; --=20 2.54.0 From nobody Sat Jul 25 15:53:40 2026 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BF77E41E6D1 for ; Thu, 16 Jul 2026 12:34:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784205289; cv=none; b=BmO3G8+tKrDWHFC7IH3qZho7qSeTRlDFepptkkJ/QyUGuMvEExGZ98PcQ07QOIKhGEdVGeEz8GNMBzcxqYTCIi626e9W25oiDQDInifpUgtzFzDtIUhzGP6daflHhXk6oo6GKG1sU3u8IJSj8+Y3R7koCFljw9M6NgOYHcp6WO4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784205289; c=relaxed/simple; bh=5GqL08NioYD4pYncUaWYi9N7jP1/SIEbb2JryINUXOk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=R6UYTurN8GOmi64RG14TOSnhhS/aiVzkzieS4pmRpmqxlw+nOzgblbCARPJShpaGly9+vP/yYW6zIc7oCFgyLgGvVw9pRjQqnbSWQXcrQy/OZNvWYldK1meVT6rjUlw5dHRDjX1YKxKY7VU3S3A68nZ9ISi3pgJBk3M0bOjJ2aw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Y5j7MA/+; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Y5j7MA/+" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-493c19bad03so56293985e9.2 for ; Thu, 16 Jul 2026 05:34:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784205284; x=1784810084; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=LTWYiE2qXhAdr9bSb9+CL6D9cLgLiLZpKtad+kdGCD4=; b=Y5j7MA/+VJyz7GT+prid02jo0q64t7rtk6L2GRW8Bqu7BD/C7dE8OXpfnk8NOBQv6a 0A1V+QDkuubeZBDjQZBGK2fWwoP8TgqlU3WMV5h85au+32LvInJ2VJb/8au6Jzrd8m82 d8hZtNTWbw7BUQJDP3EOatQ5kpMXnCK+yBzmHZ91Ao6gdC68sAv5WBoR8fvregsxps3A 4simVDcG6aa5g8yE9sv8Ll9VY9qBLAnunFLvQynBRLPjTvvHZo/hk35+Q//gguTzNQS/ 4tESPZbN2+wY92nPEUuin+RwlLnsMVF0npFIgoHIwkMEfeAaCKgxL8yfmx6yKtkjVZzy MO5g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784205284; x=1784810084; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=LTWYiE2qXhAdr9bSb9+CL6D9cLgLiLZpKtad+kdGCD4=; b=YtFmHNK0zrym/aIYCGTpxfN15W0vxYhajA2pCXHOGeHRBk2yT6VO44vOZdPH1iopn8 SHUN9gJKJkSNjVtJ0gHYlCNzavKszy3T6nwTJMfMGe8EOZDojoiZPijhDPrDala/89cy QwUfKlJAeFI1dZc8hiZIHNyXqcnnFgh8PkAl85TYdCAtWsEd42AIhsYINN8u32tciUbU PU8YUuaxSpBR88BOjD4Xtzu8VTwQknC9GOxrk5f4jsXqzH5Jvvt72MuPL9ZrfIpXCB57 Qverfo72k7qMlvSdPXF0x4tUldnkCan4+068/fLV52J6ivWzFX2soBu6W4lxhSYVlqxf t6HQ== X-Forwarded-Encrypted: i=1; AHgh+RrsSP04GynrGg8uoqNwPBUYcxBylv2OVY4ch5YSOrKMQKtoNMZtCy+1Y4Ioyfqakxf6u2u4v7jbaXRBYuw=@vger.kernel.org X-Gm-Message-State: AOJu0YxtW3neHBfLvbtyLUXXRayJLs7GqyZ//y0M98ihI7gi3ocKbtoc fcpAp+x0Pua7ZH/e//WXn1b1tqkqR+GSEfTU/r/KXNkoEvhD0t8KIj8Y X-Gm-Gg: AfdE7clHAu/oTFCh0D7sVOjlpnQb1uxzWSa1a/S0b8Cdbuypo2ZaY51oXzL6krAXQOw +GES+wT4d32dBAp/dGT4/9bS18Yn3ePXXA3OI8NhsESxvAXHW8bqNlt2iqquHJvYrnfD8onJe00 aF0skqhHw+qQFASf4VclplQ5NgRC/53z1nScQZ/F/Z6gYHIsJlMdolhXCwrrGM47yoLM4Euqb8J Fcab72gSqk5c8aUMWVIusQ/I7uQFLO8yzn48BNdvuxS3WomZp+mAaGOPlB+V57ciHbbfS2jdfe1 omwg8TmLay8IlOxTDw/054r7E1FRqJ5UvseW6O1BHiYXCc24Vz9MzzXqE2SACpueX2DpJN/4yFX jMRTZ7WdqIGXxhf67SeIU7yCtgpgkF+EOEvAytVmLM/uD/q4sgzQ2nYWlC2mJ8pyv4AG6RkXAJ9 PPpB/mB9ycILuBoDbVKvCBnx2/P3AMh2+Nl8+YWMxt33/iA2rLDZ67e7PZHQ2GjDr7RCCgxX0Kk 5jVzZGutNrB0zOQlYqrIi4GB6w= X-Received: by 2002:a05:600c:a4a:b0:495:3e81:770f with SMTP id 5b1f17b1804b1-4953e817874mr65600735e9.15.1784205283686; Thu, 16 Jul 2026 05:34:43 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:4150:a2d7:2b6b:840e]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49541e83d05sm48582645e9.6.2026.07.16.05.34.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Jul 2026 05:34:43 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Wim Van Sebroeck , Guenter Roeck , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v3 2/8] clk: renesas: r9a09g077: Register SYSC regmap Date: Thu, 16 Jul 2026 13:34:28 +0100 Message-ID: <20260716123434.2576253-3-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260716123434.2576253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20260716123434.2576253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Register a syscon regmap for the System Controller (SYSC) integrated into the RZ/T2H and RZ/N2H CPG block. Unlike traditional Renesas CPG/MSSR implementations, the RZ/T2H and RZ/N2H CPG block also integrates the SYSC, which provides low-power management, clock monitoring, write protection and peripheral configuration registers shared by multiple drivers. Implement the RZ/T2H-specific .post_init() callback to create and register a syscon regmap covering the SYSC register space using the CPG device node. For backward compatibility, return without registering the regmap when the mapped resources correspond to older Device Trees that expose only the legacy 64 KiB CPG register window. Signed-off-by: Lad Prabhakar --- v2->v3: - Dropped dangerous registers from writeable_readable list. - Renamed sysc_init to post_init and updated signature to take cpg_mssr_pub struct. - Created a single regmap covering both SYSC register regions instead of two separate regmaps. - Updated commit message v1->v2: - Made use of for_each_child_of_node_scoped - Moved sysc_init() to the end of the probe function --- drivers/clk/renesas/Kconfig | 2 + drivers/clk/renesas/r9a09g077-cpg.c | 130 +++++++++++++++++++++++++ drivers/clk/renesas/renesas-cpg-mssr.c | 18 +++- drivers/clk/renesas/renesas-cpg-mssr.h | 5 + 4 files changed, 153 insertions(+), 2 deletions(-) diff --git a/drivers/clk/renesas/Kconfig b/drivers/clk/renesas/Kconfig index 5c0238e878b7..d648ddc02fca 100644 --- a/drivers/clk/renesas/Kconfig +++ b/drivers/clk/renesas/Kconfig @@ -219,11 +219,13 @@ config CLK_R9A09G077 bool "RZ/T2H clock support" if COMPILE_TEST select CLK_RENESAS_CPG_MSSR select CLK_RZV2H_CPG_LIB + select MFD_SYSCON =20 config CLK_R9A09G087 bool "RZ/N2H clock support" if COMPILE_TEST select CLK_RENESAS_CPG_MSSR select CLK_RZV2H_CPG_LIB + select MFD_SYSCON =20 config CLK_SH73A0 bool "SH-Mobile AG5 clock support" if COMPILE_TEST diff --git a/drivers/clk/renesas/r9a09g077-cpg.c b/drivers/clk/renesas/r9a0= 9g077-cpg.c index 5640c2035e5a..d58bfa46cad3 100644 --- a/drivers/clk/renesas/r9a09g077-cpg.c +++ b/drivers/clk/renesas/r9a09g077-cpg.c @@ -7,6 +7,7 @@ */ =20 #include +#include #include #include #include @@ -15,7 +16,9 @@ #include #include #include +#include #include +#include #include #include =20 @@ -87,6 +90,19 @@ MODULE_IMPORT_NS("RZV2H_CPG"); #define CPG_PLL_MON(x) ((x) - 0x10) #define CPG_PLL_MON_LOCK BIT(0) =20 +#define RZT2H_SYSC_SIZE 0x20000 +#define RZT2H_SYSC_OFFSET 0x10000 +#define RZT2H_SYSC_BLOCK_MASK BIT(16) +#define RZT2H_SYSC_OFFSET_MASK GENMASK(15, 0) +#define RZT2H_SYSC_BLOCK(x) FIELD_GET(RZT2H_SYSC_BLOCK_MASK, x) +#define RZT2H_SYSC_REG_OFFSET(x) FIELD_GET(RZT2H_SYSC_OFFSET_MASK, x) +#define RZT2H_SYSC_BASE(b0, b1, x) (RZT2H_SYSC_BLOCK(x) ? (b1) : (b0)) + +struct r9a09g077_sysc_reg { + void __iomem *base0; + void __iomem *base1; +}; + enum rzt2h_clk_types { CLK_TYPE_RZT2H_DIV =3D CLK_TYPE_CUSTOM, /* Clock with divider */ CLK_TYPE_RZT2H_MUX, /* Clock with clock source selector */ @@ -875,6 +891,118 @@ r9a09g077_cpg_clk_register(struct device *dev, const = struct cpg_core_clk *core, } } =20 +static int r9a09g077_regmap_read(void *context, unsigned int reg, unsigned= int *val) +{ + struct r9a09g077_sysc_reg *sysc =3D context; + void __iomem *base =3D RZT2H_SYSC_BASE(sysc->base0, sysc->base1, reg); + + *val =3D readl(base + RZT2H_SYSC_REG_OFFSET(reg)); + + return 0; +} + +static int r9a09g077_regmap_write(void *context, unsigned int reg, unsigne= d int val) +{ + struct r9a09g077_sysc_reg *sysc =3D context; + void __iomem *base =3D RZT2H_SYSC_BASE(sysc->base0, sysc->base1, reg); + + writel(val, base + RZT2H_SYSC_REG_OFFSET(reg)); + + return 0; +} + +static const struct regmap_bus r9a09g077_sys_regmap_bus =3D { + .reg_write =3D r9a09g077_regmap_write, + .reg_read =3D r9a09g077_regmap_read, +}; + +static bool r9a09g077_writeable_readable_sysc0(struct device *dev, unsigne= d int reg) +{ + switch (reg) { + /* ELOPA/B and GTIOCSEL */ + case 0x0000 ... 0x0008: + /* Encoder config */ + case 0x1000 ... 0x1164: + /* PCIe config */ + case 0x2000 ... 0x2024: + case 0x2030 ... 0x2054: + case 0x2060: + /* xSPI config */ + case 0x3000 ... 0x300C: + case 0x3100 ... 0x310C: + /* MD_MON */ + case 0x4100: + /* PRCRN */ + case 0x4200: + return true; + + default: + return false; + } +} + +static bool r9a09g077_writeable_readable_sysc1(struct device *dev, unsigne= d int reg) +{ + switch (reg) { + /* WDTDCRm */ + case 0x5100 ... 0x5114: + /* PRCRS */ + case 0x6000: + return true; + + default: + return false; + } +} + +static bool r9a09g077_writeable_readable_sysc(struct device *dev, unsigned= int reg) +{ + if (RZT2H_SYSC_BLOCK(reg)) + return r9a09g077_writeable_readable_sysc1(dev, RZT2H_SYSC_REG_OFFSET(reg= )); + + return r9a09g077_writeable_readable_sysc0(dev, RZT2H_SYSC_REG_OFFSET(reg)= ); +} + +static int r9a09g077_post_init(struct device *dev, struct cpg_mssr_pub *pu= b) +{ + struct regmap_config *regmap_cfg __free(kfree) =3D kzalloc_obj(*regmap_cf= g); + struct r9a09g077_sysc_reg *sysc_reg; + struct regmap *regmap; + + /* + * Return early if the SYSC sizes are not as expected for backwards + * compatibility with older device trees. + */ + if (pub->size0 !=3D RZT2H_SYSC_SIZE || pub->size1 !=3D RZT2H_SYSC_SIZE) + return 0; + + if (!regmap_cfg) + return -ENOMEM; + + sysc_reg =3D devm_kzalloc(dev, sizeof(*sysc_reg), GFP_KERNEL); + if (!sysc_reg) + return -ENOMEM; + + /* Only allow access in the SYSC regions */ + sysc_reg->base0 =3D pub->base0 + RZT2H_SYSC_OFFSET; + sysc_reg->base1 =3D pub->base1 + RZT2H_SYSC_OFFSET; + + regmap_cfg->name =3D "rzt2h_sysc"; + regmap_cfg->reg_bits =3D 32; + regmap_cfg->reg_stride =3D 4; + regmap_cfg->val_bits =3D 32; + regmap_cfg->fast_io =3D true; + regmap_cfg->max_register =3D RZT2H_SYSC_SIZE - 1; + regmap_cfg->readable_reg =3D r9a09g077_writeable_readable_sysc; + regmap_cfg->writeable_reg =3D r9a09g077_writeable_readable_sysc; + + regmap =3D devm_regmap_init(dev, &r9a09g077_sys_regmap_bus, sysc_reg, reg= map_cfg); + if (IS_ERR(regmap)) + return PTR_ERR(regmap); + + return of_syscon_register_regmap(dev->of_node, regmap); +} + const struct cpg_mssr_info r9a09g077_cpg_mssr_info =3D { /* Core Clocks */ .core_clks =3D r9a09g077_core_clks, @@ -889,4 +1017,6 @@ const struct cpg_mssr_info r9a09g077_cpg_mssr_info =3D= { =20 .reg_layout =3D CLK_REG_LAYOUT_RZ_T2H, .cpg_clk_register =3D r9a09g077_cpg_clk_register, + + .post_init =3D r9a09g077_post_init, }; diff --git a/drivers/clk/renesas/renesas-cpg-mssr.c b/drivers/clk/renesas/r= enesas-cpg-mssr.c index 80f4403ea2ba..2987c34f2ba2 100644 --- a/drivers/clk/renesas/renesas-cpg-mssr.c +++ b/drivers/clk/renesas/renesas-cpg-mssr.c @@ -1267,6 +1267,7 @@ static int __init cpg_mssr_common_init(struct device = *dev, { struct cpg_mssr_priv *priv; unsigned int nclks, i; + struct resource res; int error; =20 if (info->init) { @@ -1285,13 +1286,23 @@ static int __init cpg_mssr_common_init(struct devic= e *dev, priv->dev =3D dev; spin_lock_init(&priv->pub.rmw_lock); =20 - priv->pub.base0 =3D of_iomap(np, 0); + error =3D of_address_to_resource(np, 0, &res); + if (error) + return error; + + priv->pub.size0 =3D resource_size(&res); + priv->pub.base0 =3D ioremap(res.start, priv->pub.size0); if (!priv->pub.base0) { error =3D -ENOMEM; goto out_err; } if (info->reg_layout =3D=3D CLK_REG_LAYOUT_RZ_T2H) { - priv->pub.base1 =3D of_iomap(np, 1); + error =3D of_address_to_resource(np, 1, &res); + if (error) + goto out_err; + + priv->pub.size1 =3D resource_size(&res); + priv->pub.base1 =3D ioremap(res.start, priv->pub.size1); if (!priv->pub.base1) { error =3D -ENOMEM; goto out_err; @@ -1414,6 +1425,9 @@ static int __init cpg_mssr_probe(struct platform_devi= ce *pdev) =20 error =3D cpg_mssr_reset_controller_register(priv); =20 + if (!error && info->post_init) + error =3D info->post_init(priv->dev, &priv->pub); + reserve_exit: cpg_mssr_reserved_exit(priv); =20 diff --git a/drivers/clk/renesas/renesas-cpg-mssr.h b/drivers/clk/renesas/r= enesas-cpg-mssr.h index ad11ab5f0069..5c160c1c37ec 100644 --- a/drivers/clk/renesas/renesas-cpg-mssr.h +++ b/drivers/clk/renesas/renesas-cpg-mssr.h @@ -43,14 +43,18 @@ struct cpg_core_clk { * struct cpg_mssr_pub - data shared with device-specific clk registration= code * * @base0: CPG/MSSR register block base0 address + * @size0: CPG/MSSR register block base0 size * @base1: CPG/MSSR register block base1 address + * @size1: CPG/MSSR register block base1 size * @notifiers: Notifier chain to save/restore clock state for system resume * @rmw_lock: protects RMW register accesses * @clks: pointer to clocks */ struct cpg_mssr_pub { void __iomem *base0; + resource_size_t size0; void __iomem *base1; + resource_size_t size1; struct raw_notifier_head notifiers; spinlock_t rmw_lock; struct clk **clks; @@ -178,6 +182,7 @@ struct cpg_mssr_info { =20 /* Callbacks */ int (*init)(struct device *dev); + int (*post_init)(struct device *dev, struct cpg_mssr_pub *pub); struct clk *(*cpg_clk_register)(struct device *dev, const struct cpg_core_clk *core, const struct cpg_mssr_info *info, --=20 2.54.0 From nobody Sat Jul 25 15:53:40 2026 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 79F1441F351 for ; Thu, 16 Jul 2026 12:34:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784205289; cv=none; b=GpxFCFoJOFITpbkJ/E/rni5LelUiPQVEOwBCmR4gYhLHTq1WiK1KyaPo4owwqw5Uo3h1IG0zbw2+pZ6dSGCFPTgGLwF9K0E6ifyw8SaXwYvrtRuF2TEWBWDdAwSLTy8GarCbA9O8XPYr5wzSCnMqy5q8AeIyJ+UiPy7MRq/aCyg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784205289; c=relaxed/simple; bh=Wa1AIz8mfbhk05oN15ZEbX3zyGwLprV0HUb4+AWMGuY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=fkaWHoTJamH1nRJBN3u4EuefnksXZqsKP6r9wUzYTOFgxWb27KldDxWutT7V6gLJ065+Q7n8Q6RN3naVo1aOwYz/eiwV0bli0OKrYxfqc5Zh7EsIrKMqifA5Bg3dmFq5KDOdxnfLDyckLMOGsOUydkk1pnG5MEiwCLUPYf9g/P8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Lm4r0CS6; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Lm4r0CS6" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-493e4ccccc2so41064875e9.2 for ; Thu, 16 Jul 2026 05:34:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784205284; x=1784810084; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=56txH24bSU5dTrYzqbX8viqwb9q+gnv6llw5mdYhsk4=; b=Lm4r0CS6MzLgoOLNEmfL6oyWrcyf6m4W/mqffuLZu4mwSxt5p98Yh43ergf1pK0ahZ 3gnK75Vks6cWv/houGNAMSDrI9xOa7JcL83LnKigUATyFnaxsAXEoBdouKCK59PSoYce A6RChHxCZb5SgFrsWnNxkZXRz5HWut0f54xeR2rVt0adtworvI1wEJ+MyCzWUvukxLQd yGbX/MhRGu4mcANpmPL/tauDeoXoXeQp8UEHtrlxVS9mfe/yWz7iCZaviG6Fus4r78L+ 83imvlGxh5ly+Hw4rlAtbmOS9S4NLrX3D9ch4GDmNaS/DBaa0DRB2Wg/sPedteXd5v44 ldJQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784205284; x=1784810084; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=56txH24bSU5dTrYzqbX8viqwb9q+gnv6llw5mdYhsk4=; b=TUtQDFF0Fw4NFIx1Qf0GckfBQxCKc8h2pvh19AQgCCuOnT2OsiioXpPuyKZK7dVdx6 upBP9EMwh3h3cxTcAcrNgHN3adZpb1UZEHJ9kv2Ak7fX7XdFWTYtCTF6KU8ci408CXYC zj/VbdwlX9cWawv/bD6C/xgPFPC5TzeU5/3KKCqXGTDiouvln1SB4B8wGDgATe8o0Q25 tCYPttQs1UZ4FgL/2R0d3EO9OHAo4yHInhNMHJ8x3iIsDdMu4KlkihHY8+D75NxMd/4q jW0FgftYza8g0+Ka8IG6WwmbeGcUyn77NREvYW7Uovy98z1ty3t+69SxbFxjCr6gjueb 4ELw== X-Forwarded-Encrypted: i=1; AHgh+Rp0zBEWKfiGO2qn0cLMbzAlW7AiS3BEhH4lB+OeFuXmAp4tJX+U/6f23Dd/pSaXAEdn9xTYn5XmCrQ7MiU=@vger.kernel.org X-Gm-Message-State: AOJu0Ywo+I3orGBocpGXxsWmNsLOBfocHTcXyXHH3YT9dDgK/n2Wq3Z6 2MSQH4DBaGb/fHAzk1EGCqnzgBwuVrO72yOAKLqfDEMYVbvvkmDH57r8 X-Gm-Gg: AfdE7cmX5XZdcQjZHCipPX9tv265oOm55P/Y/CMRsVw7+3D0mfg3Kgz3prBhCaXT56g bSzx13DgbMBwTcztFwu7lYt+0K58Gat4uRn7x6oFEuSAaxMA5c4oUKEeETN74WcdsBk02kPrNL8 e9WDEahQZyl3Yu5U/rPzI0gmGqBwoP1eyMSbsgbkSd99NfyHkbblszHezEj1dZdf5g9jIMDJolR vuU+JBpmrB+aSuk2D4EACEAEXQdEBUHQn3k09Qv1R4I3QmpcKyuY0KdGRjBjZ/F/XsLYsThlObM xZOMb37nsUvw7vKi2vjyQZmU0E6+2ZxfTEapKRs8OEjY1pecYK5XSSRwgue+9EQ2e6IPKUDlJZu sInvYYr3Y5AKpYrKh22RMTtx6WxTuKDH2EvvghdIH7bhhpzNmJeXAJMS/DaT1PXzO4dkHkFuaY8 /uSbfekav1M4+cVLrjT2U7YZ0FbeUp37KC39z9Z09Hc36maRsJZIai7Ij+63fK7IqJXT5p2cZQJ 3j+HPVigEI43DZS X-Received: by 2002:a05:600c:354e:b0:493:c194:4e7a with SMTP id 5b1f17b1804b1-49538992ceamr112755955e9.3.1784205284363; Thu, 16 Jul 2026 05:34:44 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:4150:a2d7:2b6b:840e]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49541e83d05sm48582645e9.6.2026.07.16.05.34.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Jul 2026 05:34:44 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Wim Van Sebroeck , Guenter Roeck , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v3 3/8] arm64: dts: renesas: r9a09g077: Adjust CPG register region sizes Date: Thu, 16 Jul 2026 13:34:29 +0100 Message-ID: <20260716123434.2576253-4-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260716123434.2576253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20260716123434.2576253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Increase the size of both CPG register regions from 64 KiB to 128 KiB. On the RZ/T2H SoC, the CPG/MSSR block is a multi-function block where, apart from clock and reset handling, it supports other features including clock monitoring, write protection, and peripheral configuration registers. Expand the mapped register regions to cover the entire register space of this block so these additional features can be utilized. Signed-off-by: Lad Prabhakar --- v2->v3: - new patch --- arch/arm64/boot/dts/renesas/r9a09g077.dtsi | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a09g077.dtsi b/arch/arm64/boot/d= ts/renesas/r9a09g077.dtsi index bc109035fbac..9c45266ea595 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g077.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a09g077.dtsi @@ -1048,8 +1048,8 @@ xspi1: spi@801c1000 { =20 cpg: clock-controller@80280000 { compatible =3D "renesas,r9a09g077-cpg-mssr"; - reg =3D <0 0x80280000 0 0x10000>, - <0 0x81280000 0 0x10000>; + reg =3D <0 0x80280000 0 0x20000>, + <0 0x81280000 0 0x20000>; clocks =3D <&extal_clk>; clock-names =3D "extal"; #clock-cells =3D <2>; --=20 2.54.0 From nobody Sat Jul 25 15:53:40 2026 Received: from mail-wr1-f52.google.com (mail-wr1-f52.google.com [209.85.221.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6D10741E6C7 for ; Thu, 16 Jul 2026 12:34:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784205289; cv=none; b=HOgbmFt9+BtFNp14ip9YF6ybBydO3pbA0ePLX89fBnp2+vQpbbwbDfuV574mYAP1O1DJm1qxUcI9AmlZm7Gd1N0494bxo2WEbEjw8n4ilGjAPhUf10YHTdWQRbigNKtahL9vuQ6iIy7pLhAeMlBwmOXGUWB8v7SdJYwnSkF5OGY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784205289; c=relaxed/simple; bh=/0p5Q0W3edFmMR0JKwMJPCO5SfDsNlcFcXuWBH5t3OI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=knc52RGuFt3gvcPJ+DNerhV6n6UWi4eGo8kD9+g6rr8ebkzKGFgIohdNyGpTFRFyp5gWU1ESQ8WPMLsFc9paBhOGrBLAFvgslDDodDcbRgesiTzRgbTh2ziiTOtvEILVQ+FEnGUDF8wW7aQ66Yxnq9j/651BqNUhd69YAZgqDpo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=j3/rc1Vg; arc=none smtp.client-ip=209.85.221.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="j3/rc1Vg" Received: by mail-wr1-f52.google.com with SMTP id ffacd0b85a97d-47f3e6cc44aso3844987f8f.3 for ; Thu, 16 Jul 2026 05:34:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784205285; x=1784810085; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=ioMyijQQOZNtEM+SPBByFUPmrnpXCyySvgec/gk8ZJY=; b=j3/rc1Vg+PKv/i/+kT9ydO37rv38Xd0xcVT8cswXKnNapgL/cyl1oJix/ITnMxJqSM Ss4vzfpinKoUE3KmpdYORorG7+LALKydRAU7DgFVwGcGyhtuApJPTPynjDniDbXTtj7o Zmq4Yp6m2zAE1LngZVbZtUagD+luOdWqtAaTNSRw8OGaHU493xM5bti7v8nfGx38nNZu VINDaV6SNbc0MSFZgohdSZQnngoXrZZcrgcdMl8rGGoscFKAw2xXfh+d5zEIR1/AOofI 2MKJZ84m7E3LAW/HMxtGNK3So9kDhNjC7ai0UwQkhZCK8yuaPuAMPhQlyAqVz+mFPr1I pt6g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784205285; x=1784810085; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=ioMyijQQOZNtEM+SPBByFUPmrnpXCyySvgec/gk8ZJY=; b=ZTY0uFiCNK4fVMbyMc3JvPnWHY6s4gdmnFpVZJG7m3X+KRl2zDJ6aYP+vjg5xJF984 EUVf1QwGf2hY+XDsQMR59pb8hC2UYcBlzX/IVycNSc1WAZFg3dr0vy0VOzSmKivO+Be3 o9FGGMh+XLvqhjMmtQcC3Gnz8tb2uIL8xCd0LPjQhKnLKHIWf1sL5m7+kNFt8+j8LQcF GmWITVDJqYURSxctsgM9GYuOgxfTKgsNQZgZGJjtWoow9cdGg1KxIC8j9C7eBS2rtdvl iSx2YD2aaUvPn/jMOLR7kH6hk6dRaFNhociOaBnRKf5PKdM0JJTfM0froRI3xHipC3H5 6XGQ== X-Forwarded-Encrypted: i=1; AHgh+Rq5i72gNq9w+uuZISdeQl9Oxa5QiKGckQrOe12N4NOpvh8mmXGLDnM/2+Of+NQx6NW+WqgpFpYOeA8Rwrc=@vger.kernel.org X-Gm-Message-State: AOJu0YwiuiYz/9QAkoR6wPjsiAjNdLMtM5TVwliGUjYWy2Jp5jxAD+U5 INgKu1DCTBU3ncXl+xktVPMqJ6fw68rio3S0v4sTv5zkRS3kgKealC9P X-Gm-Gg: AfdE7cmhE0vEw7WXLUe01Gn52Q+B+sdt/GXgeYRPaTwV/7G9+Gu5NOd0kMhB2taPdZw gU3oDdS0V5UsQmQxIRmDJR3/PAk11a+dMGwupQZsTm/1MXXtTKAVj5ARtD3hyH86pMLajYhLnfm bfSoklJY2sMou2/2pmp7yS9BVg4uYs6fzRkdB90EEm6aDreDhMwkZ9q7WSieM6jAQae5bRaVemr OmmCBaavW+JOwyP4eJSC0BfRYpaw9lmDNZB/vvxjnfh8nxOYd4MHZHxc1uyUdQbQqdJx4A9QBjb MP57+37jzQN9z2b1+afHY418qiD8m+a3XJUcHyImY4KwCgAjyuxiPzyiB2277C1mPITodQ16iFG K3PYc03LT5+8c0l9MyZElZ/7czrHFI02P5AdevyViDEqjU4y127Eh5fmUqMhwdnZWhU8a7oVbeR 8q4iGT4ji4Irc82lIcqRhqTLrYwxWfe/M5SknH+VyuRqnvEZb/I5LEJ7Ej7jFeCyMRzDaEH3Ici c7Xx9wroa3/OXBpX/pwiZ8KoBY= X-Received: by 2002:a05:600c:1d16:b0:495:3b2f:df04 with SMTP id 5b1f17b1804b1-4953b2fe00emr83467695e9.34.1784205285272; Thu, 16 Jul 2026 05:34:45 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:4150:a2d7:2b6b:840e]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49541e83d05sm48582645e9.6.2026.07.16.05.34.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Jul 2026 05:34:44 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Wim Van Sebroeck , Guenter Roeck , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v3 4/8] arm64: dts: renesas: r9a09g087: Adjust CPG register region sizes Date: Thu, 16 Jul 2026 13:34:30 +0100 Message-ID: <20260716123434.2576253-5-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260716123434.2576253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20260716123434.2576253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Increase the size of both CPG register regions from 64 KiB to 128 KiB. On the RZ/N2H SoC, the CPG/MSSR block is a multi-function block where, apart from clock and reset handling, it supports other features including clock monitoring, write protection, and peripheral configuration registers. Expand the mapped register regions to cover the entire register space of this block so these additional features can be utilized. Signed-off-by: Lad Prabhakar --- v2->v3: - new patch --- arch/arm64/boot/dts/renesas/r9a09g087.dtsi | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a09g087.dtsi b/arch/arm64/boot/d= ts/renesas/r9a09g087.dtsi index 1f995d636dc3..718e6c06b9ba 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g087.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a09g087.dtsi @@ -1051,8 +1051,8 @@ xspi1: spi@801c1000 { =20 cpg: clock-controller@80280000 { compatible =3D "renesas,r9a09g087-cpg-mssr"; - reg =3D <0 0x80280000 0 0x10000>, - <0 0x81280000 0 0x10000>; + reg =3D <0 0x80280000 0 0x20000>, + <0 0x81280000 0 0x20000>; clocks =3D <&extal_clk>; clock-names =3D "extal"; #clock-cells =3D <2>; --=20 2.54.0 From nobody Sat Jul 25 15:53:40 2026 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4BA5B41E6CF for ; Thu, 16 Jul 2026 12:34:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784205290; cv=none; b=rGqqsu2ABBiahPwwXxhiqTI5bb1HIX2koZxRb2hNIQGvAu+HD8hr3+VTYkYVHOxpX10g2FrKl88kOKR8RN9GmXAZOrmUppwTS7gqxmx6jfNQ9jGxUdztXEZ5o0Kwj4O+huFBlqZz4+1FH4ukLrL6a5NqJBXad0NCiX7Sw5oy8/A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784205290; c=relaxed/simple; bh=ZeoHOrcCtYoooj9iNeyIvUVAJBLQSZ8butMUSbwnfGw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Tuc/M5rpwxgwSOPmTdZDRoudX2hrwuF/tUtrxiO+7HtZpqmDX5DNV1e8h/WSpCvU9GqKKDcZccVS7qmcx7vSO8P+H7Q1dAufkTd12BVQzzB6b7xs+oPjWtbNHNfcEwemaFvJt0vRvIpuF0YPC7YoatVD2RQFqwbHO9uDe1H83i8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=bV1oetyw; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="bV1oetyw" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-493ae59eca6so17237195e9.1 for ; Thu, 16 Jul 2026 05:34:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784205286; x=1784810086; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=45HS0HXfnOqn/cim05cwGxtOaeZqHee/zE0v0a9vY94=; b=bV1oetyw6DCZqPlLTxyC7KQwAYdwEQZBPUwy0DeiE24WWhV6xTU7ae+fPo5C3DYz26 0D4EgMFmgvDFqaZ3VfNg9Tth/lQVL7HKh+Z2ddvclPvJYQVYXna7uvgGbiMZu4mKOyH1 1FLn3ITWGx+xS5tr8xAeJBINo4/mMMBWpk7d6fqy1QbVfxigigPheyGnalQcXqBmrxkc lZsAjOhrIY94r5xUgnVzY5154BWAPePTKu68N0ZasZEX40o44TXmZCS7MAkLUKws3rz8 NjL3f4CbCefWRoIsS10TD7mccR2w63Lzh22h4gXLFkm3uUT69zKoI3pvgLIyO5jINLjS 171A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784205286; x=1784810086; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=45HS0HXfnOqn/cim05cwGxtOaeZqHee/zE0v0a9vY94=; b=aP5osIVtEDq9FF1VzmGzFDwQ24iP6+mjxQMPWpk2126S2/GSEi2s/HA/LRtvfRU4Lu f9Q9DHQelgH35LGMX6DNRBtYYK3nRTJm8f0FUlv3aiFjEcp+G5hMuqqUsHcVU8kigiWL bN82teV2f0k1EsPuhxOeLJj2GtASZR/3yki3PJR0NzcNwgH43YgqJyeWWCLn6D6Sy2fx VCrFuQMzLJP21gm4tKtqtNxJyPbZl0lWVl1VgZNu4ylUtbjd6ITDetfcHwpF/FEwtgPe 7rvDrPrDkKfMGD6dYpaLap+pEFxLSaYuB6Jj/f5WGv+8czbZZFcORu73J6n2FXTdD/XQ mWiQ== X-Forwarded-Encrypted: i=1; AHgh+Rr7DN4zVDCXzIx4t5kd7X+pFGAcG1ooQGUjYY4kBZn+UTQBFnW1Vamu7b6dOovbCgmZNdFMYjNXN7SlTgA=@vger.kernel.org X-Gm-Message-State: AOJu0YzN7Zk1o8L2DMe1bOOLiGyCyHLdZG2irxAuZb7D2uSj4WY1W+iH Qg+HhTmoYyHpGj/20Gz3ToUA5adS7CtrDatGcWFfyRH4TWAM0QGgo6h+ X-Gm-Gg: AfdE7cnnYoqSbutwS0aCCVvSSlmKX9Tz7UaVkp5oiq4YGHUYdFO7x1f/O5lbkUHpK8k 1rr1fruaSGXTYJxlc1DSIyMiuskvzqI3ooWvWcOEGOx+T9RZ4s2hEOqIPJbhpbJwUNRASqi7vDh 5J6V5SzOYqNpbpNwwmJhYKRlPBThpSKoSHy+G+SjvMup5zVcL3gkS/hHT7L6ePysGH8ucd3W7p2 4qooOaMGGHl5jvLq8yuA2RrXV16K3G9mTLymLqecgcukc5i9TFDJBqX/9p0Mo1GoaP9y8zBImKS jdfUW4M8rsUU1TMxgV2JmhhI2zMi6nMBIXwCfCoj0ApyUPhp0SbM3XBHiIKPPmAPA1g5MiTAj9b HO44oS72CZHhOFjyKQDkF+GanUoFO4/hd7wj4zyHCTf2S1SHO/0yPDj4bOy5pOLwBktp4Yv5JNW wJQsIAA1rR09a2cCTzxymA79fmXguUg2zt+xYCwMNUNavernBaa0dC4vhOfnr6s8CZOkti3GKob a460QpktaUnMtZr X-Received: by 2002:a05:600d:8444:10b0:493:e46a:ab with SMTP id 5b1f17b1804b1-493f8837638mr181771255e9.34.1784205285938; Thu, 16 Jul 2026 05:34:45 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:4150:a2d7:2b6b:840e]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49541e83d05sm48582645e9.6.2026.07.16.05.34.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Jul 2026 05:34:45 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Wim Van Sebroeck , Guenter Roeck , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v3 5/8] dt-bindings: watchdog: renesas,r9a09g057-wdt: Add CPG/MSSR syscon support Date: Thu, 16 Jul 2026 13:34:31 +0100 Message-ID: <20260716123434.2576253-6-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260716123434.2576253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20260716123434.2576253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar On the Renesas RZ/T2H SoC, the Watchdog Timer Control Register (WDTDCR) resides within the CPG/MSSR block rather than the WDT address space itself. Previously, this was handled by including a second register range in the "reg" property. However, this is architecturally incorrect as the CPG/MSSR block consists of two distinct regions (0x80280000 and 0x81280000) that contain registers for multiple peripheral blocks. Since the CPG/MSSR block is a multi-function block, introduce the "renesas,sysc" phandle-array property to allow the WDT driver to access its control register via this shared regmap. Mark the use of a second "reg" entry as deprecated in favor of the new phandle-array approach for SoCs that require WDTDCR access. Signed-off-by: Lad Prabhakar Reviewed-by: Rob Herring (Arm) --- v2->v3: - Updated property name to "renesas,sysc" - Updated description about deprecation and use of the new phandle-array property. - Updated commit message v1->v2: - No change. --- .../watchdog/renesas,r9a09g057-wdt.yaml | 29 +++++++++++++++++-- 1 file changed, 27 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/watchdog/renesas,r9a09g057-w= dt.yaml b/Documentation/devicetree/bindings/watchdog/renesas,r9a09g057-wdt.= yaml index 975c5aa4d747..322b6921c147 100644 --- a/Documentation/devicetree/bindings/watchdog/renesas,r9a09g057-wdt.yaml +++ b/Documentation/devicetree/bindings/watchdog/renesas,r9a09g057-wdt.yaml @@ -48,6 +48,17 @@ properties: resets: maxItems: 1 =20 + renesas,sysc: + description: + System controller registers control the start/stop of the WDT, and h= alt debug. + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + - items: + - description: phandle to system controller + - description: watchdog IP instance index + minimum: 0 + maximum: 5 + timeout-sec: true =20 required: @@ -73,15 +84,29 @@ allOf: minItems: 2 clock-names: minItems: 2 + renesas,sysc: false else: properties: clocks: maxItems: 1 clock-names: maxItems: 1 - reg: - minItems: 2 resets: false + allOf: + - if: + required: + - renesas,sysc + then: + properties: + reg: + maxItems: 1 + else: + properties: + reg: + description: Deprecated. Use the renesas,sysc property alo= ng with + the watchdog IP instance index instead. + minItems: 2 + deprecated: true =20 additionalProperties: false =20 --=20 2.54.0 From nobody Sat Jul 25 15:53:40 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B5F1341F37E for ; Thu, 16 Jul 2026 12:34:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784205292; cv=none; b=ZQVFKI4PL+3YNfsFQhYb9IHC5C2vsa5NWurZi8+CJUmgJegYfh7KEo76C0VmjrTjekG7ePrKz372Q3akb4wUqhlLig0x/AfQFacTVRNEhVzy7GlbFnLYTXDWipPXu5JyZB53vEuI07/DKVqKp3ksn6D/PxFF6ayHWUQ+CWP68OQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784205292; c=relaxed/simple; bh=OleyMyY1Ngy8vHEsSJPAvEUh6GQBkvNiZokJ7IehTwk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qiNqXMsbC/EvvC8BzPMyBJ6G70dS7ZNji3hYeME80Sm6SoXEM8t3oX1E29NIVbg50nnpi8gnjuYIH4gPvAbK+bE/zyhpEfQ80vl8E8vMYJjdatmxHbXVI/FAzk89I080jJc30+P51Wxa2Nn7eQ3EzghB2JQ++CDwaox6lMi0n/g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=hz3FWF3Y; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hz3FWF3Y" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-4953e04ef16so12530945e9.2 for ; Thu, 16 Jul 2026 05:34:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784205287; x=1784810087; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=sxxTXB7roNmOyK7PgqwmCUC18cb+ypLbmMd2RPOlK6o=; b=hz3FWF3Y8rfPTMVqXZLKJz28ZZNJ9Zdseho8nPpF/Hztjx2RkdIbgeFZ0tMhxSuTfI 8M3HAl2YKUfHtvjYexg9e15B5r2DMO6D1eOc18gVkbKRCc5wQcoBxS3Q0V0+BrdDmHli I5IQKw6Kg2K+IlD4bmYWU6SBdA1vw5VmVitNPN8u1u7bWwx4E+9DQGi9B/VVM+W512Mn OR9mV9Ivc1DCfw98o3saHWTAzkngVW42KFT86g3kZNdISq7+uHPi41Nzp3hlUemUNbEh 0xGtIQ/UcBCac0KgUbOKqJjlf03EcWZSdhI/eTBWkEKKcXCfkGMlUgUIZ0jQZs0o9r8q J3Rw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784205287; x=1784810087; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=sxxTXB7roNmOyK7PgqwmCUC18cb+ypLbmMd2RPOlK6o=; b=j1p1T28RplFNCK9ZBOd3V4iFVECRnUqIC+KYWlKCZEwQll08uE5aWaoXc4PexkMc3d rvBlVwymfBMlkcPrIILHuP45F8ThDLl5KBtoApwFR8fq07CytoqvPk89RecLxCja35aF bAs20vkyTWC1GfhxIekWiRe5f3EXR+FiVyrBlim4D8KzsBb8GT2md4Mihe++siSNUKpq eQoomkizO8X9FJjMKAK9sLZBvj3iJKHgrAaWP70bCmAr0kzqnLpifL7YUmLDr+Pz3Y7M XPw4TKUsTeAoJlkGncTUmxXxFH/F52ME9iTCMRuxx3+YQ9NnOKX5w6ONTk98rMqfVYav Mwdw== X-Forwarded-Encrypted: i=1; AHgh+RqpN799i0W3ThW6N4amhryjPoZz4R3KFXBIopQgI/uPw/cR9yZYfNf50lVXrd/BugC+b1mpYdWDVuzZ/Ig=@vger.kernel.org X-Gm-Message-State: AOJu0YypRFKqaX7ovU+w4IzVZtiKs3WXN3NoLHxex9IXRnC1L0j7nkYR 3ubhEWJWyUS2tk7NcAvNcFZGbhGy+0+iHi16HDTnRFbyyUEuKOfYUywX X-Gm-Gg: AfdE7ckM0JW5xNXW5nvTuyulFGyDikBs5S+aq14fAQnodBSaoYofK0/TjCXCmbPZGYi Z/bnxAURumTKQ7GZ2Mo0T8FxoA44Cr3+y1S3RA2eQtubU+yffHnjqsReWDm/3t6jUYLKViar+am +AWoHnWMJWh+8BA+MSJx1ObrNZ02+blMChbM/02ufEubvKydRsaSFCtlZ86HhBAQUUmRsrrkhkw NpvZz4rG2bKcgxW6XKChvIJg+m64NtIhxvqcl42jan99QPvB3PykVf+Cd911pAosyMTGfrdAJYq 0WEVUvUKY7P6bO9WQXJi5za0dhX1+rfkAFHSrk2SGd5nYNyC+w0Pb+SYeVOqJASIqEz64FH7zlk Vss80etSaNaKZyBPSF9i0mb2sK5HuGSTbbKIj54M46nilGc+Dwcr525/trsjFY2SPTuhP28SPNt ebFmDfvvdciPnsDRCWP8u+XG4rVCm6WOqX1192n1mqsHzr8MA9qUzX/S6ID0Q8CbK7hGFUijp3y q+iBltD+mmmnprI X-Received: by 2002:a05:600c:4ed1:b0:494:ca0f:b7e9 with SMTP id 5b1f17b1804b1-494ca0fb80dmr149437205e9.10.1784205286659; Thu, 16 Jul 2026 05:34:46 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:4150:a2d7:2b6b:840e]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49541e83d05sm48582645e9.6.2026.07.16.05.34.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Jul 2026 05:34:46 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Wim Van Sebroeck , Guenter Roeck , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v3 6/8] watchdog: rzv2h: Add syscon support for WDTDCR Date: Thu, 16 Jul 2026 13:34:32 +0100 Message-ID: <20260716123434.2576253-7-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260716123434.2576253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20260716123434.2576253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar On RZ/T2H and RZ/N2H SoCs, the WDTDCR (WDT Debug Control Register) resides in the second register region of the CPG/MSSR block. Since this multi-function block is shared with other peripherals, it is exposed via a syscon regmap interface. Look up the SYSC regmap using the optional "renesas,sysc" property and derive the WDTDCR offset from the watchdog instance index. Retain the existing MMIO-based access method when the "renesas,sysc" property is absent to preserve compatibility with existing DT's. Signed-off-by: Lad Prabhakar --- v2->v3: - Made use of the new "renesas,sysc" phandle-array property to access the WDTDCR register via the CPG/MSSR syscon node. - Updated commit message v1->v2: - No change. --- drivers/watchdog/Kconfig | 1 + drivers/watchdog/rzv2h_wdt.c | 56 +++++++++++++++++++++++++++++------- 2 files changed, 46 insertions(+), 11 deletions(-) diff --git a/drivers/watchdog/Kconfig b/drivers/watchdog/Kconfig index 9f013d774897..9267fd74bfb2 100644 --- a/drivers/watchdog/Kconfig +++ b/drivers/watchdog/Kconfig @@ -1036,6 +1036,7 @@ config RENESAS_RZV2HWDT depends on ARCH_RENESAS || COMPILE_TEST depends on PM || COMPILE_TEST select WATCHDOG_CORE + select MFD_SYSCON help This driver adds watchdog support for the integrated watchdogs in the Renesas RZ/{G3E,V2H(P)} SoCs. These watchdogs can be used to reset a diff --git a/drivers/watchdog/rzv2h_wdt.c b/drivers/watchdog/rzv2h_wdt.c index 3c8739902ec4..58daa6b6e3e0 100644 --- a/drivers/watchdog/rzv2h_wdt.c +++ b/drivers/watchdog/rzv2h_wdt.c @@ -8,6 +8,7 @@ #include #include #include +#include #include #include #include @@ -44,6 +45,11 @@ =20 #define WDT_DEFAULT_TIMEOUT 60U =20 +#define RZT2H_WDT_MAX_INSTANCES 6 + +#define RZT2H_SYS_BLOCK1(n) (BIT(16) | (0x5100 + (n) * 4)) +#define RZT2H_WDTDCR_OFFSET(n) RZT2H_SYS_BLOCK1(n) + static bool nowayout =3D WATCHDOG_NOWAYOUT; module_param(nowayout, bool, 0); MODULE_PARM_DESC(nowayout, "Watchdog cannot be stopped once started (defau= lt=3D" @@ -64,14 +70,19 @@ struct rzv2h_of_data { bool wdtdcr; }; =20 +struct rzv2h_sysc_wdtdcr { + struct regmap *regmap; + unsigned int offset; +}; + struct rzv2h_wdt_priv { void __iomem *base; - struct regmap *wdtdcr_regmap; struct clk *pclk; struct clk *oscclk; struct reset_control *rstc; struct watchdog_device wdev; const struct rzv2h_of_data *of_data; + struct rzv2h_sysc_wdtdcr sysc; }; =20 static int rzv2h_wdt_ping(struct watchdog_device *wdev) @@ -90,12 +101,16 @@ static int rzv2h_wdt_ping(struct watchdog_device *wdev) =20 static int rzt2h_wdt_wdtdcr_count_stop(struct rzv2h_wdt_priv *priv) { - return regmap_set_bits(priv->wdtdcr_regmap, WDTDCR, WDTDCR_WDTSTOPCTRL); + struct rzv2h_sysc_wdtdcr *sysc =3D &priv->sysc; + + return regmap_set_bits(sysc->regmap, sysc->offset, WDTDCR_WDTSTOPCTRL); } =20 static int rzt2h_wdt_wdtdcr_count_start(struct rzv2h_wdt_priv *priv) { - return regmap_clear_bits(priv->wdtdcr_regmap, WDTDCR, WDTDCR_WDTSTOPCTRL); + struct rzv2h_sysc_wdtdcr *sysc =3D &priv->sysc; + + return regmap_clear_bits(sysc->regmap, sysc->offset, WDTDCR_WDTSTOPCTRL); } =20 static void rzv2h_wdt_setup(struct watchdog_device *wdev, u16 wdtcr) @@ -281,17 +296,36 @@ static const struct regmap_config rzv2h_wdtdcr_regmap= _config =3D { static int rzt2h_wdt_wdtdcr_init(struct platform_device *pdev, struct rzv2h_wdt_priv *priv) { - void __iomem *wdtdcr; + struct device_node *np =3D pdev->dev.of_node; + bool syscon_present =3D of_property_present(np, "renesas,sysc"); + struct rzv2h_sysc_wdtdcr *sysc =3D &priv->sysc; int ret; =20 - wdtdcr =3D devm_platform_ioremap_resource(pdev, 1); - if (IS_ERR(wdtdcr)) - return PTR_ERR(wdtdcr); + if (syscon_present) { + unsigned int wdt_index; =20 - priv->wdtdcr_regmap =3D devm_regmap_init_mmio(&pdev->dev, wdtdcr, - &rzv2h_wdtdcr_regmap_config); - if (IS_ERR(priv->wdtdcr_regmap)) - return PTR_ERR(priv->wdtdcr_regmap); + sysc->regmap =3D syscon_regmap_lookup_by_phandle_args(np, "renesas,sysc", + 1, &wdt_index); + if (IS_ERR(sysc->regmap)) + return PTR_ERR(sysc->regmap); + + if (wdt_index >=3D RZT2H_WDT_MAX_INSTANCES) + return -EINVAL; + + sysc->offset =3D RZT2H_WDTDCR_OFFSET(wdt_index); + } else { + void __iomem *wdtdcr; + + wdtdcr =3D devm_platform_ioremap_resource(pdev, 1); + if (IS_ERR(wdtdcr)) + return PTR_ERR(wdtdcr); + + sysc->regmap =3D devm_regmap_init_mmio(&pdev->dev, wdtdcr, + &rzv2h_wdtdcr_regmap_config); + if (IS_ERR(sysc->regmap)) + return PTR_ERR(sysc->regmap); + sysc->offset =3D WDTDCR; + } =20 ret =3D pm_runtime_resume_and_get(&pdev->dev); if (ret) --=20 2.54.0 From nobody Sat Jul 25 15:53:40 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 941DE41F5C7 for ; Thu, 16 Jul 2026 12:34:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784205292; cv=none; b=WLACd2fWKn1ZrwSw1K9IN6yLUtNPNRAx73xo0CYWVuVtSphtQNDjpnI7Bp59aG505bltOgWQCLSPOQPmOQGcnSQ/ZBpEgvkVqNmdFhIIJmD4BOiF6pT7XcpoI1ZyNNZp+jb5ENN07TtmTHJ3aqNKDVSjsCVcRKkWCIJVfn2O2f8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784205292; c=relaxed/simple; bh=LAeO8dJYWYKjZOE4b72ZYMIevY+gt9S6/2o3OOOJ24s=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=RjEuzMvZYyxk/T7GqRO9zQB7dMi38RmqDhF8X1uYNJ2oVYHuk24v1ZBABOerTGpmCe9bPqqfE+Jz8YASPBsw0OjcjZ+Ncjm9645Z+Q8nX/pWc7DzjcwetHkcexVRkbJkYG/CQhjqM6N2qyZpKCZfQxmOSDijSxw6uDmxMOfZXWM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=myziPg59; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="myziPg59" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-493f0ae9572so27108055e9.3 for ; Thu, 16 Jul 2026 05:34:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784205288; x=1784810088; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=FrXyR15IqCRE9wmiui7ksY3rF9ArHCCSsOBf4Sb4Cqw=; b=myziPg59QHAOPigYDAcluqwCEgmDZK68/tkVYwTS581Cw9tmiA69zSoB/+16hDqA0r L1p6Div5OOhtbh++71aihdpjaO+xpxHz/egsEZxNO4JPaJcKlfBtMX8Yrvfu991JcDyU mI1gjtOdWUYb1qCa8ff8ufGm3sCAvhDNb1ZJg6MVdp3L+WDuCJqJjGcnGvS+BIOtSjFG U07p01d+z1Aipqce2I5+fO2zTNFJuahdVFzwHcewjVljwKO7GNkKsx8lYS/it3ykz8lL GeSx5pQApfR8D9GA09Mth39DkeKKdpWZ/lOWRXwIsZJGzxTcrb7F6sKaBgpxBeW0daGI A4CQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784205288; x=1784810088; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=FrXyR15IqCRE9wmiui7ksY3rF9ArHCCSsOBf4Sb4Cqw=; b=KsB8WYYcmldw9wjNcg0d5KpR31YM1Kj0NJoQmRw2TO9/k/Niw4dSeJHzLD7hkgfWsg eJqeq3xnAP49V4jI0kENCB99oxWwt6Boi4nuQrc2t4/JFUdefdabqUom9fiTqly4G2El zV5GEwaHtFKlaAdrKB0pz6qHOZ1qg1ngC2t1YuwPUsJJYua9tXwG7CENkmkuTyvAUAfv 4tZycRjxIyRHMvKQV9tLz9P4go51M6GUVOVk5adv0R6UgIpYL+OtGQzFc4nqgJnaLmDQ 0HfCezDvGngTxQtq8x+EvVySohuR8YJ7ZgZxL313anowHiYjej7GXxl9WAW72RPWzUYp h2/Q== X-Forwarded-Encrypted: i=1; AHgh+RpuVTFeAKL9b+iK92DjswImShls7Ye0sJ3EBgNlOyW2Qa6GgKKJ/WNqIXmf764vR82Dd0ilv5+a5q+utGg=@vger.kernel.org X-Gm-Message-State: AOJu0YwPdTDAwfltFG4gwQbqEO8cePS/WwSYMQzFt6oPi9UREmWgkppv qO8urSLGe5aae2YaIYgpvD4DPv7WpSh5/45Nx5gvBXeeoV7oLrxR9eeV X-Gm-Gg: AfdE7ckvJ16jFOTXJoNTONd71JnG2Cx5wRMl5uU0mGsS6KK614IRwEXQVSPL05DwybV F1N7LtXTMgtomge2FdogO5grDizZgUu1DMEWht6JFfGejVEIgV4FCFaDX/3SljBEiHZNIV2FjPM CRmcB6Mt09UkuWz9EH9SJIuB8G+KTycoNKRjHUSP7hgdFCL8MQAp+PH1Q4VXLMJ9slDhHwSRsxF 5ILshOxsU9gC9FF1lmnmPmNbMQhLot/AoOUGtcDr4dERS2GS17apqqWXQw8UVbBvwugPO645Ofc +4nWk/ESvet11wDgLXPIuFVXHC94sNivG2HjdHrTF68mxRbqNqNBfdAzkO13snglAJmH3avr4/2 tYOlpFR1DNKBTePn7/hBlGwTeP2h6vCqBRH7dacP6CR/THU/psQN8xahx/zsWI4pxtjYSpX48CI mCAjSLWExnejWH9ZxZN/JraD0hteUfIV9bgjoZZSbxQ8KDhCjsqf25ZnJUyP0TCNa8qejh8bv+d Yhc2RS3qzI1bakIT1xmG1pVMqk= X-Received: by 2002:a05:600c:19d4:b0:493:f442:3de9 with SMTP id 5b1f17b1804b1-4953c27e9cfmr71378815e9.27.1784205287531; Thu, 16 Jul 2026 05:34:47 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:4150:a2d7:2b6b:840e]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49541e83d05sm48582645e9.6.2026.07.16.05.34.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Jul 2026 05:34:47 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Wim Van Sebroeck , Guenter Roeck , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v3 7/8] arm64: dts: renesas: r9a09g077: Use CPG/MSSR syscon for WDTDCR access Date: Thu, 16 Jul 2026 13:34:33 +0100 Message-ID: <20260716123434.2576253-8-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260716123434.2576253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20260716123434.2576253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar The WDTDCR registers for wdt0-wdt5 reside in the second register region of the CPG/MSSR block. This multi-function block is now exposed via a unified syscon regmap interface. Replace the direct mapping of the individual WDTDCR registers with the new "renesas,sysc" phandle property pointing to the CPG/MSSR block syscon node. Signed-off-by: Lad Prabhakar --- v2->v3: - Renamed the "renesas,sys" property to "renesas,sysc" - Updated commit message v1->v2: - No change. --- arch/arm64/boot/dts/renesas/r9a09g077.dtsi | 24 +++++++++++----------- 1 file changed, 12 insertions(+), 12 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a09g077.dtsi b/arch/arm64/boot/d= ts/renesas/r9a09g077.dtsi index 9c45266ea595..7ce604c89ac5 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g077.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a09g077.dtsi @@ -327,61 +327,61 @@ channel1 { =20 wdt0: watchdog@80082000 { compatible =3D "renesas,r9a09g077-wdt"; - reg =3D <0 0x80082000 0 0x400>, - <0 0x81295100 0 0x04>; + reg =3D <0 0x80082000 0 0x400>; clocks =3D <&cpg CPG_CORE R9A09G077_CLK_PCLKL>; clock-names =3D "pclk"; power-domains =3D <&cpg>; + renesas,sysc =3D <&cpg 0>; status =3D "disabled"; }; =20 wdt1: watchdog@80082400 { compatible =3D "renesas,r9a09g077-wdt"; - reg =3D <0 0x80082400 0 0x400>, - <0 0x81295104 0 0x04>; + reg =3D <0 0x80082400 0 0x400>; clocks =3D <&cpg CPG_CORE R9A09G077_CLK_PCLKL>; clock-names =3D "pclk"; power-domains =3D <&cpg>; + renesas,sysc =3D <&cpg 1>; status =3D "disabled"; }; =20 wdt2: watchdog@80082800 { compatible =3D "renesas,r9a09g077-wdt"; - reg =3D <0 0x80082800 0 0x400>, - <0 0x81295108 0 0x04>; + reg =3D <0 0x80082800 0 0x400>; clocks =3D <&cpg CPG_CORE R9A09G077_CLK_PCLKL>; clock-names =3D "pclk"; power-domains =3D <&cpg>; + renesas,sysc =3D <&cpg 2>; status =3D "disabled"; }; =20 wdt3: watchdog@80082c00 { compatible =3D "renesas,r9a09g077-wdt"; - reg =3D <0 0x80082c00 0 0x400>, - <0 0x8129510c 0 0x04>; + reg =3D <0 0x80082c00 0 0x400>; clocks =3D <&cpg CPG_CORE R9A09G077_CLK_PCLKL>; clock-names =3D "pclk"; power-domains =3D <&cpg>; + renesas,sysc =3D <&cpg 3>; status =3D "disabled"; }; =20 wdt4: watchdog@80083000 { compatible =3D "renesas,r9a09g077-wdt"; - reg =3D <0 0x80083000 0 0x400>, - <0 0x81295110 0 0x04>; + reg =3D <0 0x80083000 0 0x400>; clocks =3D <&cpg CPG_CORE R9A09G077_CLK_PCLKL>; clock-names =3D "pclk"; power-domains =3D <&cpg>; + renesas,sysc =3D <&cpg 4>; status =3D "disabled"; }; =20 wdt5: watchdog@80083400 { compatible =3D "renesas,r9a09g077-wdt"; - reg =3D <0 0x80083400 0 0x400>, - <0 0x81295114 0 0x04>; + reg =3D <0 0x80083400 0 0x400>; clocks =3D <&cpg CPG_CORE R9A09G077_CLK_PCLKL>; clock-names =3D "pclk"; power-domains =3D <&cpg>; + renesas,sysc =3D <&cpg 5>; status =3D "disabled"; }; =20 --=20 2.54.0 From nobody Sat Jul 25 15:53:40 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 085BF41F5E5 for ; Thu, 16 Jul 2026 12:34:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784205294; cv=none; b=LZDo/JL2OSvUx4vcbdnlWBVQGc5rbZKNIPRPfyNN9P8U6Ia4csaBLzovKT+Fr7NKTqVVIlKXk7ee5oAkgiGnL7TY+Y5mrCGCzEOiwHivjfjHrSFe69dX30QFkNxSk83ZD6gpN1fiDQonA3evCqm6i/jz+iuGT/hLbVdjMpQlGI4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784205294; c=relaxed/simple; bh=HHq4zZXJ31PucgbPcI9vveGvRcm9kJwMFQOFH7Zu84M=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=RRV2hdgFanucWAy4NmcsIlC0lqVL61cCmw66C/pDvD6ORWbssrmX0ppfIa9tguUspSte9BFYDYrd0FTYz5aVpHJGtxXrV+YYNQHtmTbBk08hww4VGoP3evL3RN3LcDhCk0i91EbkX1eJ7vIKMwDfW0sC95Xa9UPZLDVnYpuv+GE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=kOKhDd7C; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="kOKhDd7C" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-493ce08a75bso26785955e9.1 for ; Thu, 16 Jul 2026 05:34:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784205289; x=1784810089; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=WYZoYOU2wxBr2JA/EFs2Nu40Y+X1sCL5bFMYyH0wjd4=; b=kOKhDd7Cgp0Fr9q/6GT9L3llrATZl69Xmqrqr3kajA/efu/XlFSUluQOO+6eGFYxoQ tbfYTLXQRh3ar6vJYWcEcs8L+VaEoR51YSmaL94YTGicgjgmguBcsYZAR5yNsFS9VeG9 DMKTPxkSwRyOL0+ReBO5/D4blEi/H+VH8bjiUoUQIlxjE/lN+1SKhXZ3hH4VUFGJ4vzV G9dnsV0QIO23G4aJ5x+us68HeBoqaqvByBgbAoVNXExac2Y7IL9JStIHhEuWVUebQSXH ef2tE0uRZtFxlVPRVxf50pnMvTqiMC2MQsydMhE2Szt/ardEv1aFl8WrvGgVfmnXQo+N u9bw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784205289; x=1784810089; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=WYZoYOU2wxBr2JA/EFs2Nu40Y+X1sCL5bFMYyH0wjd4=; b=ZcTOcFqOir0hOg4kNUh3CnW4uVzBdxMidkbLKMWMIcyX2nXIDtflEJUSGjsb4VnuNb JCdXDVtt63aCidIb8e4oj8nIZ6AEEVSmOIg7VnNYVuMLbYqBm15CnzMKzRdLqz7JYf1z HLkjYjoNdnw+HSYsVoofoCrh2LPjwWxwCcICDpNaMX/GfxiJfVerdSljsekku/ZowgIE Ghb5/PGaRe3KThqAmNhcUZGNEe0kyN70QUE4PHM2jq+szU4VyAD0rLlOYHn3J4KmxVPS tnVc7u8A1pYrpXNeLMYHTmBtWocM9KClhNLZhcNysl1ccr5qBFY9ZWXTnJthIL7+2Krb NQzw== X-Forwarded-Encrypted: i=1; AHgh+Rpx21C0Zpn6dDcqmc6zVKD2Xa6fa4YJwQUdap8bXI1eVR6g7hWdGfxZWl36d6U0wqg/Ds3gqUyfjLbwaMc=@vger.kernel.org X-Gm-Message-State: AOJu0Yy+sYVKwEIQisKdltbS+EbLLDvLDOYOPypMrVCA0U9fGUCluVTh D/9p7Hd8MJ2xj1vNzP5/XVuAHogG6jAY4Ao54lMHF7rBOZ+XFB97QBwI X-Gm-Gg: AfdE7cl6tQuZug+rJvBoHnZCa+s2aYtu2V2psiBOlfCoh2cxv9zo3ViQnKUbDLq8z5h myd210F7UEjo+vjFToRZE1DkJLTCQveETTcPHEK7A7x/eDyW3aLKilHpJrvf7Wsf5Sx7SC9iHca wUnDng4P1XoSl3qdkB8OUXr/lgHJURYKj1HnSyrgktZaswrHQeWrR/9lkxU5+houXcbjQvmSaCn xcvXJg6EWAxwFyFcz115wOqhAjgeCZ9ceyNgGzq4UR4HwzE79Y/72YYnGJKMrvEt9seSn+N0/B4 MKfDYIKnnpoI57cLZ8HW2AiWrsE3o/HJcfHt79tXvH3M943A2O8sQGQqwLFgXs4/wKnQnkNz12j UoArsziRFl2dES/IaaPgsbE81eRQyXCiraNBPCfEzxjTl6LFup5Q1pGl0L1Wv4IH9kCaWQMz5Y3 Ltj0YNDV/rMH/mpnoQxLTtTtkC30vN07SU8L61Zv2yoxp82XFnNx3jw2Wlh8+L/btLhN2uy33qG TQuMW3eTgvyw7aSRqW/rjMlobs= X-Received: by 2002:a05:600c:4fc4:b0:495:4505:daca with SMTP id 5b1f17b1804b1-4954505dc97mr15870485e9.9.1784205288361; Thu, 16 Jul 2026 05:34:48 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:4150:a2d7:2b6b:840e]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49541e83d05sm48582645e9.6.2026.07.16.05.34.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Jul 2026 05:34:48 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Wim Van Sebroeck , Guenter Roeck , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v3 8/8] arm64: dts: renesas: r9a09g087: Use CPG/MSSR syscon for WDTDCR access Date: Thu, 16 Jul 2026 13:34:34 +0100 Message-ID: <20260716123434.2576253-9-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260716123434.2576253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20260716123434.2576253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar The WDTDCR registers for wdt0-wdt5 reside in the second register region of the CPG/MSSR block. This multi-function block is now exposed via a unified syscon regmap interface. Replace the direct mapping of the individual WDTDCR registers with the new "renesas,sysc" phandle property pointing to the CPG/MSSR block syscon node. Signed-off-by: Lad Prabhakar --- v2->v3: - Renamed the "renesas,sys" property to "renesas,sysc" - Updated commit message v1->v2: - No change. --- arch/arm64/boot/dts/renesas/r9a09g087.dtsi | 24 +++++++++++----------- 1 file changed, 12 insertions(+), 12 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a09g087.dtsi b/arch/arm64/boot/d= ts/renesas/r9a09g087.dtsi index 718e6c06b9ba..2a87059dd494 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g087.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a09g087.dtsi @@ -327,61 +327,61 @@ channel1 { =20 wdt0: watchdog@80082000 { compatible =3D "renesas,r9a09g087-wdt", "renesas,r9a09g077-wdt"; - reg =3D <0 0x80082000 0 0x400>, - <0 0x81295100 0 0x04>; + reg =3D <0 0x80082000 0 0x400>; clocks =3D <&cpg CPG_CORE R9A09G087_CLK_PCLKL>; clock-names =3D "pclk"; power-domains =3D <&cpg>; + renesas,sysc =3D <&cpg 0>; status =3D "disabled"; }; =20 wdt1: watchdog@80082400 { compatible =3D "renesas,r9a09g087-wdt", "renesas,r9a09g077-wdt"; - reg =3D <0 0x80082400 0 0x400>, - <0 0x81295104 0 0x04>; + reg =3D <0 0x80082400 0 0x400>; clocks =3D <&cpg CPG_CORE R9A09G087_CLK_PCLKL>; clock-names =3D "pclk"; power-domains =3D <&cpg>; + renesas,sysc =3D <&cpg 1>; status =3D "disabled"; }; =20 wdt2: watchdog@80082800 { compatible =3D "renesas,r9a09g087-wdt", "renesas,r9a09g077-wdt"; - reg =3D <0 0x80082800 0 0x400>, - <0 0x81295108 0 0x04>; + reg =3D <0 0x80082800 0 0x400>; clocks =3D <&cpg CPG_CORE R9A09G087_CLK_PCLKL>; clock-names =3D "pclk"; power-domains =3D <&cpg>; + renesas,sysc =3D <&cpg 2>; status =3D "disabled"; }; =20 wdt3: watchdog@80082c00 { compatible =3D "renesas,r9a09g087-wdt", "renesas,r9a09g077-wdt"; - reg =3D <0 0x80082c00 0 0x400>, - <0 0x8129510c 0 0x04>; + reg =3D <0 0x80082c00 0 0x400>; clocks =3D <&cpg CPG_CORE R9A09G087_CLK_PCLKL>; clock-names =3D "pclk"; power-domains =3D <&cpg>; + renesas,sysc =3D <&cpg 3>; status =3D "disabled"; }; =20 wdt4: watchdog@80083000 { compatible =3D "renesas,r9a09g087-wdt", "renesas,r9a09g077-wdt"; - reg =3D <0 0x80083000 0 0x400>, - <0 0x81295110 0 0x04>; + reg =3D <0 0x80083000 0 0x400>; clocks =3D <&cpg CPG_CORE R9A09G087_CLK_PCLKL>; clock-names =3D "pclk"; power-domains =3D <&cpg>; + renesas,sysc =3D <&cpg 4>; status =3D "disabled"; }; =20 wdt5: watchdog@80083400 { compatible =3D "renesas,r9a09g087-wdt", "renesas,r9a09g077-wdt"; - reg =3D <0 0x80083400 0 0x400>, - <0 0x81295114 0 0x04>; + reg =3D <0 0x80083400 0 0x400>; clocks =3D <&cpg CPG_CORE R9A09G087_CLK_PCLKL>; clock-names =3D "pclk"; power-domains =3D <&cpg>; + renesas,sysc =3D <&cpg 5>; status =3D "disabled"; }; =20 --=20 2.54.0