From nobody Sat Jul 25 16:45:13 2026 Received: from mail-pj1-f43.google.com (mail-pj1-f43.google.com [209.85.216.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E751D3CA4B5 for ; Wed, 15 Jul 2026 22:13:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784153630; cv=none; b=kz8a2I6/QbL4r1mS/HruSwmnIt9dFlixFvGV+uHM//t3Em3bpxQaA7A/POuohXuM71ktkslZq7C/cHojajKe75icO9GknWISX2w47jrBk235rTlc3HpXUT7oaRNXs/kgxa9i6xsmYuh+TKhsBZmlylHkKTvf6a4LJ5sXMuFd95w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784153630; c=relaxed/simple; bh=xAI4aSvx8toD6uvFflQxRXfUUkOjhwKQLQvQohnKOUM=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=q6eltLYaoC38392WQzGyA/J8aAVgxkyXwf8Z+yk4GSTNTRLKvJ+Gdamad/8iJbEhtxiUkncVZDTsQ6qYgztHV6bZK5f3sRFim8vYkGwuBFZZM6/zNY4CL6YsVoycdZduVocxKEjldruI2c8Hb/03RCG7nZmSkF+2Ejr4qIXdBwU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=INUyZ+2K; arc=none smtp.client-ip=209.85.216.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="INUyZ+2K" Received: by mail-pj1-f43.google.com with SMTP id 98e67ed59e1d1-381b831d535so3016997a91.0 for ; Wed, 15 Jul 2026 15:13:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784153628; x=1784758428; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to:content-type; bh=S+cmnwHjCLxQUJ1DbHmEfqrymZHn9umz8cSa/aq1fok=; b=INUyZ+2KfG3ZkxTGvrd7spXT2qOjwr/V4tkYpQF3Z7BCQsKxCU9Mf4dVHz15KZsG5L YAdi3TxjBA2qbMidyZx/Bde9uEWCwkeYpviDWuYHfO9NPblV5aQ7+sxSsrM4g9iwDGtU HsJIjAsqS38ugVQaAiRfGWHRZodhR7rrR78iasEkk0Mbuyn7MFK6VEEHs3ph79eAg7Kh hG+yfimDBG/qjsFTUSTOl2Cf/qbobiVcRRpriJ6dLh2eC2CBt/X+pOwvTxY4YqqxChvT ua483CWY+U4GMcHdU2I6hbiSwLjZrHpzLAY2QR5HSoisQcy1U8dwq+DFSuO1ZELUrXRs MTzw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784153628; x=1784758428; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=S+cmnwHjCLxQUJ1DbHmEfqrymZHn9umz8cSa/aq1fok=; b=JKJiRCm/xKHWmvSrqe5nEcRHta62nwlWQBB+3I6T2scsuyo2seEzS7Iz0VANhDA0JT gQAfmhBasHRzo6hXtcFKaG5Bht88fPX0b6WsNr8cVeTzlXxy5pnr0R967x3ftHZ/yxx7 FQmjdnn8LRdU/bJVVRefV11bQX8xukP8h7s9NUyqO8LN9sqKPwCyweigzGBaizTEmYAZ qbQjJJVDn55Xa+L1/imun44wYgJ17F93Oz1kHgLhJY/zhSSBfC1OSn5eB2p5342hT1BZ UxmGVdSR7DktaiTSLFHr53htof4dbLMxJGFG5/DfaxnCNoMv7neNqkmsC0ol1Y7PZu8Q ZPJQ== X-Forwarded-Encrypted: i=1; AHgh+RoJQCDCqCbv4jBVxFYkh6SzOYsBDlJk2hN1yEDn4YzQ+tWHpGjATiflcLYjmHmKjicCpsEgH7qTg1auU80=@vger.kernel.org X-Gm-Message-State: AOJu0YzPtbaql2sb24IiLokDFtVceh2E0Dj1YKuUNQ2FmznyJ1Uw/gCH t2YnZOjdcuRUuloLQdJxJxRHwncnUCsvG17Tc1QmTXj/6JgCA1Asle7/ X-Gm-Gg: AfdE7ckKKi/MzD9Z9BfBi3VB0phdNGTt8CLUggBAcSVVhkXrhWiERLrXYbNMvK5CJFo JCYV8IvheoueVcrYnrpdiSdTlTeysuLo8xE+En2wtEaGIzOzp+pd7sPe+et++63ncuYUgcxcm5v cyL+UbPaa9W7KkPDdavrw5mTEc9mGevgJYo68exTZIKKpMw9NhA4ZhW3P+RBaKKa+USTU/mMlE+ yDwXJKdGiNTJBoimSjEMNVgBNRUPR8yYQlHa9aPZK1oS9547YKFmyAmzeaWJtRg4tYY/A91xLGd RvNdKh62brPYb/dbm2ctT8PBbzhHv0YIPVSAi7CW5Sl1APZK0gwwuquzq6b1XvZCRGBxpViJuwp kSbzm9OPPcoLhqW6HaanmQRN9WZUFseub/1OTid1KUWRfPIpAI/En+zgQzi7h90p9hiWPqoGlLY 9Vu3MFnsv5lQxjQJo4CMfTQHCMX/plmVBpGenJBtK/gFbcaz+BnRBsfvi8+9zXgJXScQs4VlAAJ yRIskKaLuYheBnvYmePYCx15MhLsFro7VIjLQY2yQZHQ/iCtkK/DVA= X-Received: by 2002:a17:90b:4c89:b0:387:e0db:3fb2 with SMTP id 98e67ed59e1d1-38dc779ac27mr17745813a91.43.1784153628189; Wed, 15 Jul 2026 15:13:48 -0700 (PDT) Received: from ryzen.lan ([2601:644:8000:7a86::e34]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-38e2a06436asm1078628a91.0.2026.07.15.15.13.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Jul 2026 15:13:45 -0700 (PDT) From: Rosen Penev To: linux-spi@vger.kernel.org Cc: Mark Brown , linux-kernel@vger.kernel.org (open list) Subject: [PATCH] spi: orion: use devm_clk_get_optional_enabled for axi clock Date: Wed, 15 Jul 2026 15:13:43 -0700 Message-ID: <20260715221343.474130-1-rosenp@gmail.com> X-Mailer: git-send-email 2.55.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Replace the open-coded optional axi clock get/prepare/enable and the manual cleanup in probe/remove/runtime_resume with the managed helper devm_clk_get_optional_enabled(). This removes the now-unused out_rel_axi_clk error path and simplifies the clock lifecycle. Assisted-by: opencode:hy3-free Signed-off-by: Rosen Penev --- drivers/spi/spi-orion.c | 24 +++++++----------------- 1 file changed, 7 insertions(+), 17 deletions(-) diff --git a/drivers/spi/spi-orion.c b/drivers/spi/spi-orion.c index 265708a94984..b1049fd66313 100644 --- a/drivers/spi/spi-orion.c +++ b/drivers/spi/spi-orion.c @@ -691,12 +691,9 @@ static int orion_spi_probe(struct platform_device *pde= v) return PTR_ERR(spi->clk); =20 /* The following clock is only used by some SoCs */ - spi->axi_clk =3D devm_clk_get(&pdev->dev, "axi"); - if (PTR_ERR(spi->axi_clk) =3D=3D -EPROBE_DEFER) - return -EPROBE_DEFER; - - if (!IS_ERR(spi->axi_clk)) - clk_prepare_enable(spi->axi_clk); + spi->axi_clk =3D devm_clk_get_optional_enabled(&pdev->dev, "axi"); + if (IS_ERR(spi->axi_clk)) + return PTR_ERR(spi->axi_clk); =20 tclk_hz =3D clk_get_rate(spi->clk); =20 @@ -719,10 +716,8 @@ static int orion_spi_probe(struct platform_device *pde= v) host->min_speed_hz =3D DIV_ROUND_UP(tclk_hz, devdata->max_divisor); =20 spi->base =3D devm_platform_get_and_ioremap_resource(pdev, 0, &r); - if (IS_ERR(spi->base)) { - status =3D PTR_ERR(spi->base); - goto out_rel_axi_clk; - } + if (IS_ERR(spi->base)) + return PTR_ERR(spi->base); =20 for_each_available_child_of_node(pdev->dev.of_node, np) { struct orion_direct_acc *dir_acc; @@ -757,9 +752,8 @@ static int orion_spi_probe(struct platform_device *pdev) dir_acc =3D &spi->child[cs].direct_access; dir_acc->vaddr =3D devm_ioremap(&pdev->dev, r->start, PAGE_SIZE); if (!dir_acc->vaddr) { - status =3D -ENOMEM; of_node_put(np); - goto out_rel_axi_clk; + return -ENOMEM; } dir_acc->size =3D PAGE_SIZE; =20 @@ -789,8 +783,6 @@ static int orion_spi_probe(struct platform_device *pdev) pm_runtime_put_noidle(&pdev->dev); pm_runtime_set_suspended(&pdev->dev); pm_runtime_dont_use_autosuspend(&pdev->dev); -out_rel_axi_clk: - clk_disable_unprepare(spi->axi_clk); =20 return status; } @@ -804,7 +796,6 @@ static void orion_spi_remove(struct platform_device *pd= ev) spi_unregister_controller(host); =20 pm_runtime_get_sync(&pdev->dev); - clk_disable_unprepare(spi->axi_clk); =20 pm_runtime_disable(&pdev->dev); pm_runtime_put_noidle(&pdev->dev); @@ -830,8 +821,7 @@ static int orion_spi_runtime_resume(struct device *dev) struct spi_controller *host =3D dev_get_drvdata(dev); struct orion_spi *spi =3D spi_controller_get_devdata(host); =20 - if (!IS_ERR(spi->axi_clk)) - clk_prepare_enable(spi->axi_clk); + clk_prepare_enable(spi->axi_clk); return clk_prepare_enable(spi->clk); } #endif --=20 2.55.0