From nobody Sat Jul 25 17:34:04 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 422082F7EF5 for ; Wed, 15 Jul 2026 13:44:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784123076; cv=none; b=WKJO2oTp0j4EfMf+ftLwDin9SVItGXTyT4pO8G5SROI+/qoKoY7/O4P2RMf660zxPaQD5xDfcx40GwMZI+HRuPmH+7tBQbv6lHnPdA6IUlSycLMlDCYi+9AwKcVQQH9VTo8ha0uP1F7HroEwHPwjugEqNcWdwUODilESQQW3HKY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784123076; c=relaxed/simple; bh=d09lYffK7NKQtWks133wtN3qnkJ/qWtJQRxHm1karAo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hu/FhBsJpvb92a1zE04DzPPcyu/54mLLkzv1svRmcdPIk5KwnoFieYGTVYcWRNO0AVPa2bp6JBmBaNYk/lJSRpuc+cDiPR3AxVuh2Kjtb2otEuoeasUc1du40h4oJoS0ATsZosJaGzdzPK/kjZ8Tlr4cN9Pkp5soDjIMuP1MI5Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=VJPD0S2W; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=RCS1P3sT; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="VJPD0S2W"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="RCS1P3sT" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66FBd5wl3600293 for ; Wed, 15 Jul 2026 13:44:33 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= GQ2mUQRBJOhBt3jiMHO33GZLC4ik6IchEt7Uxsn85FA=; b=VJPD0S2WgvKoSp0f NOPU7hKtxqB1SCLlH6kEHbm1LEyQLwC5hVhkseY3MqVLkddMnsGouSLjNWr7Ki2c c5feWSAH6e7louySA0PZykTWf6IOtxAcRbgbFf6OnwTkZdgf0A8qxPN4EnAi7Uq5 xD63++FLlUHgjY/tWmu6RT1DyzMeUBLHw4Ihu95XDiK7Aaqi2xI3YWcdfnZvYW1r q3SEK6RUg191O0Nwpr/3fUWOovInmy6RVYpPKxH5/+0gSFSYRqmKqNV1Q/W3yRhp Lz/PQjV4M622m66xrsWduwHOGhw5HQJ5Yjp0HqF+T8ukUI19vCD/SWe46qXYxmkK g9oKlA== Received: from mail-qt1-f198.google.com (mail-qt1-f198.google.com [209.85.160.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fe7q60wy0-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 15 Jul 2026 13:44:32 +0000 (GMT) Received: by mail-qt1-f198.google.com with SMTP id d75a77b69052e-51c1a97644aso118714231cf.2 for ; Wed, 15 Jul 2026 06:44:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784123072; x=1784727872; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=GQ2mUQRBJOhBt3jiMHO33GZLC4ik6IchEt7Uxsn85FA=; b=RCS1P3sTDAMaIrSOMSF9HjOSiDR8K8vsnDuKBnvhW7G3eOUskg0eAQ9Ym1kT6+P0yd pI1BkgxS/ZhGuRStcvQTs6hATDK0wplUxSibHVM43nrlXD3KPbumxUe0StB+fo008cxw W/azoKezvYQ68yGyQTHlxTvmXD76QXpwcdHCupKdiQE+fwCnR2FuUl0/MoGa8896Ue9S XHc2xdvsaIHon2j8CLzlpi5vrELUWiJzzBHIB0rH7rAXmumhgmAXiRZ8/kPcR9b2Cbqi qNk8D7GiDJgIgHcExF6O9EbDvySHA/JuGaky6d61tsN1r69o9vVEt1pm7oDFwjx9KRS7 njuA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784123072; x=1784727872; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=GQ2mUQRBJOhBt3jiMHO33GZLC4ik6IchEt7Uxsn85FA=; b=iu7/LgzRMuPP8BEH4ZH5fNAEt9p05FY8fnNXoyEkdvL4oTxhygYJ/ZobUCQ/DBzwqp rSzOi1S+gciVryYbzEHPLemx6y17pzz5U9WeG249QZ0miNjEovE1RKtxluaiQO1SEu4f jgwqgNHSnmo7Gos89SdOazoFajx/0B9MJt8JxCYOSvcwMHwouFUE1DCpr2165KOfd51o 6eENif3rdg9CzrHturEO5Y7+7ZEdRqiaeFAnpG75ezmmbVmBg5r8WR90e8JEbGKJmyeV H3skfmy0g/VIcphHoIU5Cv2Y0/OV+b4t0CfiQb5fmKeG2Z13dVTEYykbBOZ0ADCVsAtK xRQA== X-Forwarded-Encrypted: i=1; AHgh+RrSEiUZ02n8qiHjFtOTGIIpQ5Tu3gaR6mQYzIoFNzgiPHRXF15R+GNeUrbqVq+u0wpGSXh54gWmqno4/bo=@vger.kernel.org X-Gm-Message-State: AOJu0YymFPTNhawFJrSoh9BSDAk3UW6KSLSB6Zl4UM3w6eZeKQ1N7blZ yvJhk5eI4ahPxzXIm5lMmtNI/1KTDtAtm8UQUtadxj/CaB3ny3i/dKsl1cWzaoe+qjNSYDRK0BJ JmKW3s7COjHTCrvuEItkcg2oMSc/IocVb2Op5hvPQsmg3k03GqH3kWrUDhqRIpPPon5M= X-Gm-Gg: AfdE7cmgFtXiUTm5+SkjpwuIaJxAJ7WRfXXPiQxjh2niSEtAslvR/sH3E7TQiD/+Wa7 S3sGW6+NNC1qrhlwcr8Uo0D8ST+M/d+LXt4/NNoWVcHqcXClroPBSWkTEiKgRKok3jD76T+6oRe 5XDXIihZH5KmdoVdc+rjGk8UZ8/TvvefvBMsUokSpy72S+Cq3k9RCE2bYk+rKYPB65zQPZwZ22s 5utyBzzm3DrrWPKQj0rViG171Z5MXZt35vlu5L3OusFKBMtGfewWuekm5Ob1+L1jTyAcyBH4Wu1 P4Tkxt7DbzBvX9NJlw5hAPMjni+72lho3AWZhith55VMeY/Xn9wP5ANSQ17Kq6gFOp3rY2mUHEi tYCSIbqxZfMVs9Fh765Ro+RYZLT91LRMp2NXxWOsJd/jBicfp+6aT4H9IB9RpEkNo/aZwCJn+73 gvLYaanOU79VkuD7J5/DN5tdTpI1sRsRu8eXh5rEE2spaZM5ffwAq+jsqKntz++g== X-Received: by 2002:a05:622a:558d:b0:51a:8c9c:7f3f with SMTP id d75a77b69052e-51e424dd417mr61097021cf.66.1784123072382; Wed, 15 Jul 2026 06:44:32 -0700 (PDT) X-Received: by 2002:a05:622a:558d:b0:51a:8c9c:7f3f with SMTP id d75a77b69052e-51e424dd417mr61096801cf.66.1784123071961; Wed, 15 Jul 2026 06:44:31 -0700 (PDT) Received: from QCOM-eG0v1AUPpu.na.qualcomm.com ([2a01:e0a:830:450:751c:d61c:c91:60dd]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-69cd28a17d3sm3041215a12.12.2026.07.15.06.44.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Jul 2026 06:44:31 -0700 (PDT) From: Loic Poulain Date: Wed, 15 Jul 2026 15:44:27 +0200 Subject: [PATCH v6 1/4] dt-bindings: leds: nxp,pca963x: fix reg maximum for pca9635 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260715-monza-leds-v6-1-d1724bb7fe3d@oss.qualcomm.com> References: <20260715-monza-leds-v6-0-d1724bb7fe3d@oss.qualcomm.com> In-Reply-To: <20260715-monza-leds-v6-0-d1724bb7fe3d@oss.qualcomm.com> To: Lee Jones , Pavel Machek , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Laurent Pinchart , Bjorn Andersson , Konrad Dybcio Cc: linux-leds@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Loic Poulain , Conor Dooley X-Mailer: b4 0.14.2 X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE1MDEzNiBTYWx0ZWRfX8ytmPHSUMhnc Ayykq/vslJqHh/xgEUoCaHsmt3+PqZJ6C1NMC3ZdEBG/b+WGmwYMu6iuWeJLbjwCSvfc4Vm9mdh WWthez5lfJqFF+sJ0+VoyiLEzn/Zrzw= X-Proofpoint-ORIG-GUID: okDx1X_iTzWol1l17VId-487WmogqWv5 X-Proofpoint-GUID: okDx1X_iTzWol1l17VId-487WmogqWv5 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE1MDEzNiBTYWx0ZWRfXwjiuR5lp++nQ K/ucUgHEfu+OjvWV5JhvXuTckUAeipkIqvoIizj3/OTLjxRalNfJmd6Ifq6QJKLmQZR8hOoVWFR bTHFNzG7fXH+QWJTjgrnKZPo2e2rGGTZcWC2mMhNmqMpVxDICT95/dLQYdAWc2PCDvgO7doPogR 8ZLB+hPkDPFW5yS/RqffzfuFleNC51xxHVJbmxDgZC8/D9CqGqQ0A8hkS903oagScj0CAc/v8ka k0f3JkxLw6DsVE0wyaUXy7ebcKcS51S4Smo6GYCf1xZY3mVHqgGjHFOn2aYvmy98juNRN6Oldfz fmTDU1HR9FBzgwnFilwApPbzU5Vh66yLjnl0GHpWKWAAZ32Gn6/BReFY6wY9VLCWOYpLOEhuyrL aisMKwTZwkotS2LUvisMMi9pmTL8zhxwgMSGvpRZGpp5YQyJmbkq3kOvqWnkhUWa9ixVnSJv2T3 aTifp/VrMdmAAHg0o4g== X-Authority-Analysis: v=2.4 cv=BajoFLt2 c=1 sm=1 tr=0 ts=6a578ec1 cx=c_pps a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=XYAwZIGsAAAA:8 a=EUspDBNiAAAA:8 a=yPTVd8cUMD2GasGf7IAA:9 a=QEXdDO2ut3YA:10 a=dawVfQjAaf238kedN5IG:22 a=E8ToXWR_bxluHZ7gmE-Z:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-15_02,2026-07-15_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 phishscore=0 malwarescore=0 clxscore=1015 bulkscore=0 impostorscore=0 adultscore=0 spamscore=0 priorityscore=1501 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607150136 The pca9635 supports 16 LED channels, unlike the pca9634 which only supports 8. The allOf conditional grouped both chips under a single else branch capping reg at a maximum of 7. Give pca9634 its own if/then block and set maximum: 15 unconditionally in the top-level led@ node, making it the default for pca9635 and any future compatible. Also tighten the node name regex from [0-9a-f]+ to [0-9a-f] to match the single-digit hardware limit. Acked-by: Conor Dooley Signed-off-by: Loic Poulain --- Documentation/devicetree/bindings/leds/nxp,pca963x.yaml | 12 +++++++++--- 1 file changed, 9 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/leds/nxp,pca963x.yaml b/Docu= mentation/devicetree/bindings/leds/nxp,pca963x.yaml index 938d0e48fe51bce82779c4457c8e99cb6d80fe70..4fda602912f7a9443b8a77e46bc= 015e244f82e08 100644 --- a/Documentation/devicetree/bindings/leds/nxp,pca963x.yaml +++ b/Documentation/devicetree/bindings/leds/nxp,pca963x.yaml @@ -62,14 +62,14 @@ properties: open-drain, newer chips to totem pole). =20 patternProperties: - "^led@[0-9a-f]+$": + "^led@[0-9a-f]$": type: object $ref: common.yaml# unevaluatedProperties: false =20 properties: reg: - minimum: 0 + maximum: 15 =20 required: - reg @@ -88,7 +88,13 @@ allOf: properties: reg: maximum: 3 - else: + - if: + properties: + compatible: + contains: + enum: + - nxp,pca9634 + then: patternProperties: "^led@[0-9a-f]+$": properties: --=20 2.34.1 From nobody Sat Jul 25 17:34:04 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 784F42FF657 for ; Wed, 15 Jul 2026 13:44:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784123078; cv=none; b=RqoxpcgcJ6XuLtObn7Spt43TkoNsTf/HQ+2AosZWO2mEwPImj4j+ZV4XMPbUtSfptm9mbO1vzrGxt3J0cVpYkxXy/328Gvrv24FcrbsjrPQ90/EEnR5buUB7bEDhQ43mXIocJORMv/L9nicoZ6RZmAqXQEntO8LDsGVmNsEPFiA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784123078; c=relaxed/simple; bh=yhfsNlH0RS+IypgukP+bK07b4g+Hfp3VDvpALH2BQRg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=HTFt7M8c/D1v3c1woaoAJs0FDk/K/UCnrtw4ygRbN9VN7nZEy7NBEm3nPwimhGVTcWAaNdl+yZWIIqyvLMdLA0RVp+bsJbeuZ6TzG5HpxZAp4ngO3K2WPzUVp1pU4y8VlFub/J2DtqJ9D4yyMQJWIw5LTidteNkOvviHugGwTfM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=p1dXWGvP; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=CmAaYlgW; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="p1dXWGvP"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="CmAaYlgW" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66FBcvNW3599631 for ; Wed, 15 Jul 2026 13:44:35 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= xw1CkDWjLhQVF/dM2ooBjoypzkFyoYlTxDKQRjStW5Y=; b=p1dXWGvP4dG+CwZb NO9LA3qIxwGeSZzNM+Ae2No+B1X3BnDvD4k0OBAXj/3bCv/HWPXlyzBQ8PGAcBRn CqjXWTUwaAU8RIv8XT2T83Sthawpf0V7tPGYxRIQqtAZMLCklr0BEYyCGqTr/GvI fgUGWC+tY47ClD2oknu2VyxAEujwSZjWDXt1ykxYQKqXQ6upKrsHLxkYsshIRIB9 QWi9gOQJpvy4VjANWDgxDPVSDyy9ojA/H/iATkfFG3/2J6XcWbo9B3jH9IJeYS4e vuyBeZd/1H7Y+1ueNK5iKb6NE4N8vfdkoBn6VBiBu4xHWK/bTl33fDp2AlP89/bT LL6jsg== Received: from mail-qt1-f199.google.com (mail-qt1-f199.google.com [209.85.160.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fe7q60wyc-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 15 Jul 2026 13:44:35 +0000 (GMT) Received: by mail-qt1-f199.google.com with SMTP id d75a77b69052e-51c21c01cf3so41756181cf.2 for ; Wed, 15 Jul 2026 06:44:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784123075; x=1784727875; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=xw1CkDWjLhQVF/dM2ooBjoypzkFyoYlTxDKQRjStW5Y=; b=CmAaYlgW8k6/+29BKPJn2VXag0ENCYv9PtQqSQhHVwpDEkjYIbPg9xJTJubI0fgoRg xHucw2ssaP3G/5ui5rDSvhOWPDhnabOjspuqH7bamgtbFA7yzOtzMKYRkKS9uF5pXjjS w0cQCQyk3heVhsWD0+9gjXMeoNdE62jFoMfzwwwmWJn+LYnk63/QJuNGsf+L93E/FVvh C/2VDTZmrhKPyj+3ZaGhgMsDp9M2neYvAHyJ9JMCdqLYYUFxYqya7z0p76LDw1Wd9/P+ 0sE9bWnrWQoePOpCBGIb/naLa7p/fD0tkj1MyoMmogHOPjx1popdpQ2Z6LJ1bzWADjMh AzLQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784123075; x=1784727875; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=xw1CkDWjLhQVF/dM2ooBjoypzkFyoYlTxDKQRjStW5Y=; b=LYxvRdM+9mM4OeLY2M/Nrcwy3GMkkdRS8hfOQYd4Wrwcxpi1uy+gsEw0o/HtQayx8H 30Z6DxGNZBt2xcWBw7BJRzHIs1IMggaYMXPF6s35RYFsY3ELVQ+1gN21D/1/3NnTrB0f gFLmGV2IMerk2cSZWAOSuxTSNymfB0x6RXSGJsj2B3V2rBy8xfqMdYhw2xVNrN7F2X/P Mx3Sz83K7vXkJJ5XiLOmSVp+Ke6sHiPnDqKG8krmhuqllFjJJF/IiMh2f0oX9HNRUzT8 tPNrUE/coIGojPkUiUBbrMqWQuqEh/Ad0zLuKHAgiESIJPeoIRxxDqIpyatjdPJMHIGS 6K/A== X-Forwarded-Encrypted: i=1; AHgh+RoBHJLUbrmXXJbAa2eMhblyItl3ISRaOdNRJ1r2McQSzTw0qh2gChTKlkyFLmHd2tRu2+7qwOFct1seMkY=@vger.kernel.org X-Gm-Message-State: AOJu0YxAWSZ5YRWNBnVlxTCdxXVsb2JMWyWf9AJN/dnvj5pUb27Ii+pf 6ZXB/ZdqMRwbDINRW8rS24KweAFOmSQvIg3ObAc8nx/+jYB+QD9GaoEwAE8OqkV8+Vj+LDnnUro xgUARgHoiEZto90R9n1ano6mmJ1N8yWLXhl7ogWbpJVSiQfqmiruE2DjVPhACpeX9870= X-Gm-Gg: AfdE7ckly2QW5/FVC10nKm7TEdfvwkfoquhdW5MXbDSqT2ihTV4K+n6egzEVimeGsSN DjQFTeqZ8rUqKFbCpo4Y2NfceLXz6AgdaLGXLFklJxtCeaRcAr9hyuNgniBFZWIHTSw1RYbEoUK ijeW17c61vz9pU/4iqWzfifeh74vyV7Be0klLFBQzZA7qDm7gzBEyrFUeTuxrjFcFEF4PCRIaRk 6d6Nqk1mmsHOTmlEF/fsHSLLMxB3IXh1K9WqXgNE5ORKB35XayUqpDGHAn9imvMvGESIDZv7IRB vRLXGoIqsWLGlxQ42yp5AtHC1nRpvct3ionuSNm3X6V0gmSu9Peo9P4j7CI+29JVQ0Ix5V0t9Lb UEZX6H2XkzuEqNsAFUNg6hHAPboaz1UITLNboY1cgaPSPPA0Cwovj1WR+XXP7QArnKr2u/U3wbs c13/c2iFxaDZaxB+h2cy0i1zQc6FV8LcK7UrWaK+GUR0AsgYbjT7TYhLhsejyMcg== X-Received: by 2002:a05:622a:8c3:b0:51c:1ec5:d11 with SMTP id d75a77b69052e-51cbf130085mr181467251cf.19.1784123074620; Wed, 15 Jul 2026 06:44:34 -0700 (PDT) X-Received: by 2002:a05:622a:8c3:b0:51c:1ec5:d11 with SMTP id d75a77b69052e-51cbf130085mr181466461cf.19.1784123073563; Wed, 15 Jul 2026 06:44:33 -0700 (PDT) Received: from QCOM-eG0v1AUPpu.na.qualcomm.com ([2a01:e0a:830:450:751c:d61c:c91:60dd]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-69cd28a17d3sm3041215a12.12.2026.07.15.06.44.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Jul 2026 06:44:32 -0700 (PDT) From: Loic Poulain Date: Wed, 15 Jul 2026 15:44:28 +0200 Subject: [PATCH v6 2/4] dt-bindings: leds: nxp,pca963x: add multicolor LED support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260715-monza-leds-v6-2-d1724bb7fe3d@oss.qualcomm.com> References: <20260715-monza-leds-v6-0-d1724bb7fe3d@oss.qualcomm.com> In-Reply-To: <20260715-monza-leds-v6-0-d1724bb7fe3d@oss.qualcomm.com> To: Lee Jones , Pavel Machek , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Laurent Pinchart , Bjorn Andersson , Konrad Dybcio Cc: linux-leds@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Loic Poulain , Conor Dooley X-Mailer: b4 0.14.2 X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE1MDEzNiBTYWx0ZWRfX8HHWzRk9jpcP bZIftgsKWzQdwvamrAgfQOlFT8yAUcj/N04x4X6fokIcRTBxgGb40jul9XcjzaLCL4KY1wi7wT/ svIYIOKE9NYZW0O4MQeZYQ5STpeewb8= X-Proofpoint-ORIG-GUID: 2n8ucsECC5jcZzvmLUPw8BD2fGAhOS-8 X-Proofpoint-GUID: 2n8ucsECC5jcZzvmLUPw8BD2fGAhOS-8 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE1MDEzNiBTYWx0ZWRfX5ekqohhrgZVM oKOmg4879+TlQ9S+1Mi7nBi874cKRSp3R+qJEbw09JEOf8ouYJeF2DDxTkJ5ZAyhmCxxIdq4WJ5 CvxWMf+0cL7U7mBNcse3hMyg7LOPfp/Zmj6VxH0MlZvHisyR1y11G6/47FRxTPrVntSJB7SoWS+ 7E3jcU9z433iy8icPA7TmKAVIKoN427KxT43HDmb27bESuOeIyAsg1JRGeW+dHNHwtPc8KSCrGm nShXKnhmiYgYpMd/A+kWLFnq2PCLBxldkQtDv/Vl9fgk9j9iTnZnojMSAhIx5ruGkNfa1HcR/wM Ciu5RCClZIPu9dCdCuIKH5ksYbZ0dCYHBEY9dGpRUnJLv262ne0gIiQk10daTuStHu0mpHOkPEa ldPboZNv+ZdYYVGKSAbKVnYGLVSzpYSZvUzZIxLpoROaOXWrsqBQfb7pav7zHoOuPUui6mD7U9C tH/C6JaOxOLe/eBYAVg== X-Authority-Analysis: v=2.4 cv=BajoFLt2 c=1 sm=1 tr=0 ts=6a578ec3 cx=c_pps a=WeENfcodrlLV9YRTxbY/uA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=XYAwZIGsAAAA:8 a=EUspDBNiAAAA:8 a=OnDUQqxwl_I-XVlDrPYA:9 a=QEXdDO2ut3YA:10 a=kacYvNCVWA4VmyqE58fU:22 a=E8ToXWR_bxluHZ7gmE-Z:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-15_02,2026-07-15_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 phishscore=0 malwarescore=0 clxscore=1015 bulkscore=0 impostorscore=0 adultscore=0 spamscore=0 priorityscore=1501 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607150136 Add support for grouping individual PCA963x channels into a multicolor LED by introducing a multi-led@N node pattern. This follows the convention established by other multicolor LED drivers such as kinetic,ktd202x. This is necessary to support and model hardware setups where multiple PWM channels drive a single physical RGB LED. Acked-by: Conor Dooley Signed-off-by: Loic Poulain --- .../devicetree/bindings/leds/nxp,pca963x.yaml | 96 ++++++++++++++++++= +++- 1 file changed, 94 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/leds/nxp,pca963x.yaml b/Docu= mentation/devicetree/bindings/leds/nxp,pca963x.yaml index 4fda602912f7a9443b8a77e46bc015e244f82e08..eccf37de51285a0dc6d28ffaba2= d47a9f93d867f 100644 --- a/Documentation/devicetree/bindings/leds/nxp,pca963x.yaml +++ b/Documentation/devicetree/bindings/leds/nxp,pca963x.yaml @@ -74,6 +74,40 @@ patternProperties: required: - reg =20 + "^multi-led@[0-9a-f]$": + type: object + $ref: leds-class-multicolor.yaml# + unevaluatedProperties: false + + properties: + reg: + maximum: 15 + + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + + patternProperties: + "^led@[0-9a-f]$": + type: object + $ref: common.yaml# + unevaluatedProperties: false + + properties: + reg: + maximum: 15 + + required: + - reg + - color + + required: + - reg + - "#address-cells" + - "#size-cells" + allOf: - if: properties: @@ -84,10 +118,16 @@ allOf: - nxp,pca9633 then: patternProperties: - "^led@[0-9a-f]+$": + "^.*led@[0-9a-f]$": properties: reg: maximum: 3 + "^multi-led@[0-9a-f]$": + patternProperties: + "^led@[0-9a-f]$": + properties: + reg: + maximum: 3 - if: properties: compatible: @@ -96,10 +136,16 @@ allOf: - nxp,pca9634 then: patternProperties: - "^led@[0-9a-f]+$": + "^.*led@[0-9a-f]$": properties: reg: maximum: 7 + "^multi-led@[0-9a-f]$": + patternProperties: + "^led@[0-9a-f]$": + properties: + reg: + maximum: 7 =20 additionalProperties: false =20 @@ -143,4 +189,50 @@ examples: }; }; =20 + - | + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + led-controller@62 { + compatible =3D "nxp,pca9633"; + reg =3D <0x62>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + /* Three channels controlling one RGB LED */ + multi-led@0 { + reg =3D <0>; + color =3D ; + function =3D LED_FUNCTION_STATUS; + #address-cells =3D <1>; + #size-cells =3D <0>; + + led@0 { + reg =3D <0>; + color =3D ; + }; + + led@1 { + reg =3D <1>; + color =3D ; + }; + + led@2 { + reg =3D <2>; + color =3D ; + }; + }; + + /* Remaining channel used as a plain white LED */ + led@3 { + reg =3D <3>; + color =3D ; + function =3D LED_FUNCTION_STATUS; + }; + }; + }; + ... --=20 2.34.1 From nobody Sat Jul 25 17:34:04 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A03F030EF63 for ; Wed, 15 Jul 2026 13:44:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784123079; cv=none; b=CUSh4gfzvH9QqFfkD57x7qjAsRkdIgjB1PN46h0d0AXLpxhVnLYe+uwlLoayMI2LYrljUtXKaagDJdMO9xY40BRuN+deqGW/f68b4OA2aQmkCT+MsMpCcCfiHEoImPAyuovj/g75+JL/QagiSM8JIvs7cyZ6n/Nz8y8H6K9+Lns= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784123079; c=relaxed/simple; bh=wyWjpprd5g3d9n7k2TFvz9Qt8l08nSyECnW1RiH61sU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=tYm+9vXpB1O9OwHWBRuEULk9TxAUKayVO9y+u1ZcE88NEfKeg1MbsRf5SP4NcBSJmugrbJs01JVSRY1fUGTnJT9BJ4bODTmzqbB86uzIbMeaxtuK0Iwqe8zOe/qpVOpJ/U8iZ6z7s6F3tWdLHUnmJh+mDh3u0hOrSVyhm0LcwV0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=mg92+ZZP; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=bWRwRmjp; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="mg92+ZZP"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="bWRwRmjp" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66FBcfQv3707576 for ; Wed, 15 Jul 2026 13:44:36 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= DS0vaonFkcPNV4lGWbOm/M4DDebiFABteqSav+Mh9/U=; b=mg92+ZZPHlTk58so 26FAq2z0+8WVU9ukBpydNg7NvB0ICQImfHJeWrpNQvGrW3/oYXja0CDP4IauuVFO bUcagidxD0ctd3nKB0fcYveyXgt8sJagSuGYIwU1t3Cd2IF1k+t8iHnAai3XlBfe tyhEOfwMR7fCW7jLm7YLA2xkbyIr0+/Anb2Z08cxhJiwLljWaZmh5aH/WdR+8+54 omI4WRoOC5paZgoLInNKq8Wz6ggMPN8GrUd/CCODDhoJOrXxow40j67KTPRkpZK9 Uz4d++P6fOb0gwDd2UcVmRPLf18KH4ODIv0HeWDpxwc22NEerG++2eLF5UuIZhwg B5Y5lw== Received: from mail-qt1-f199.google.com (mail-qt1-f199.google.com [209.85.160.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fe7nmgxq2-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 15 Jul 2026 13:44:36 +0000 (GMT) Received: by mail-qt1-f199.google.com with SMTP id d75a77b69052e-51c1a9764f0so54127611cf.1 for ; Wed, 15 Jul 2026 06:44:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784123076; x=1784727876; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=DS0vaonFkcPNV4lGWbOm/M4DDebiFABteqSav+Mh9/U=; b=bWRwRmjp/n0tdWAEzLfI94A9qk+2xIwlGnhgKEZ/PmdexCskryJQBoutiG7ErzvFhX htI99iJKokPoC08cik83L3p5v1ea2jXduxlhRNDhjAiBEon6pSTb14pBw5ax8fo0w/8H JM3TWXNncBlfdV3I5GVF+K4GS6haVlkAxnsxH8qpDnqO2hi1oiVow5Oy/pva/76KxiTi d1fWnLc3AUCZTkubdCnokOeUga2nKJ3bMhR+uEvg6ZmE/bFlRjGDqozrVJWZBLwYXoxL yJ7QYDP2in0RKlMArhioONWMh5EHPTynT/apgmRJ8nVcfaRQFcW0YEUs69eOSOqlSXrv qxxQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784123076; x=1784727876; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=DS0vaonFkcPNV4lGWbOm/M4DDebiFABteqSav+Mh9/U=; b=B+1KJBW72zEDRgOy3FlZRUT/JcxU0WRi8sbuvrR2wS8zzaJymeDlHxtwW6LkrAoJsR AYJHFEX/9f5Gj3kLdmtmR6yksgIPWPkhiGpvrGcyMG8JnIU79fZbltB5A4jf7LDri26+ /7Ix2IoEA1eel331N342C3I6+JMt8kpHO3VH9wbfx4Im+IPB044QOgivu1Y9wV+XmWg8 ulcA2NhsTwvvMSwQF3p7nN/GBugNqdon8iQ6jK/4IrkZKD24mfCW80k+M3J9bReC+Re9 xYU8sy2FypJLYZAzSs87bwbQVLlydYylHHCKys3G6TZgpeoy/VTu/DzGH0QgKu52huxR +Lyg== X-Forwarded-Encrypted: i=1; AHgh+Ro0w/9qRztP5AIpc8iTU7082PxMhHIUJlCHFeixMYaIPhIleMW3yvB7KCRWu9zCMDdqXYum2QdWHcm+keY=@vger.kernel.org X-Gm-Message-State: AOJu0YyYJ46yGJT0uP0CQES0JCQWi+Q3rlKO3qBGshriA9CjlBn1kT+W T/p/RGaaKNg5+UiSo6w84RtTvYdj/YsBy8Wwh6xu6gDJZ2S/UzOwtYL8aoYGwYL7sq6DsIuv3g3 leYfhrhICKXQtUNVNLtX4hE5bgcEO2b1vXmVU8b+uh33972kC8khLqDbEAknc7p9hSoI= X-Gm-Gg: AfdE7ckqOtTRaOAe5GZ3fwYut8WNhjqxqZM0zb3P0QVRC83RgfSZlK0X5Tz8JCzygli P+iGse9P1tM7YSGrnF2qOdYiSu/L06XkqQ/4X2GarW2XXvdhwM6BK2+s+w5MXfYsB7cO+uw0SUv l8uO335AbHU03f5QqJZ+KU5FTtUmNnAnmfuk2Dga5KY5SRwYGor/27v+gYudTDEynVk9PbtNbHS jD5IkVVFtPJNaIvdapPAV86ZCK4fW0kE15VxZB6j2O7eWmXXhI99cNsazj0e876IS0uqlSq/R84 2N5ko+8S+SBibs6Fh+cGVVOGkh+Uo70CifakzNnDxh+wkdGgo31I4fnvVFgRS0iTRkp2O7yFpvr 6lzBohgYWVW5QRIbCa7s30katSEijIvR0XRgEdc2HuLQGgDNHzoTkhVoShKNrB6jvukLxtDQlMc tmp7Ikg5fYgrDltQQ9Jqd4GShUIKQcs/FljhCDhA5VVmjiEoXwqmNzv7B+0NR/4A== X-Received: by 2002:a05:622a:1f8f:b0:51c:7b12:5ff4 with SMTP id d75a77b69052e-51cbf3e4430mr158062551cf.80.1784123075635; Wed, 15 Jul 2026 06:44:35 -0700 (PDT) X-Received: by 2002:a05:622a:1f8f:b0:51c:7b12:5ff4 with SMTP id d75a77b69052e-51cbf3e4430mr158062211cf.80.1784123075038; Wed, 15 Jul 2026 06:44:35 -0700 (PDT) Received: from QCOM-eG0v1AUPpu.na.qualcomm.com ([2a01:e0a:830:450:751c:d61c:c91:60dd]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-69cd28a17d3sm3041215a12.12.2026.07.15.06.44.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Jul 2026 06:44:34 -0700 (PDT) From: Loic Poulain Date: Wed, 15 Jul 2026 15:44:29 +0200 Subject: [PATCH v6 3/4] leds: pca963x: add multicolor LED class support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260715-monza-leds-v6-3-d1724bb7fe3d@oss.qualcomm.com> References: <20260715-monza-leds-v6-0-d1724bb7fe3d@oss.qualcomm.com> In-Reply-To: <20260715-monza-leds-v6-0-d1724bb7fe3d@oss.qualcomm.com> To: Lee Jones , Pavel Machek , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Laurent Pinchart , Bjorn Andersson , Konrad Dybcio Cc: linux-leds@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Loic Poulain X-Mailer: b4 0.14.2 X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE1MDEzNiBTYWx0ZWRfXy8TFhrfLipDV 7dK7GQs5eoLlQvRY18TR41oNlWHtgBcJ6ObDRiXwgVvW+rQnfPq/EyLJLyOYvYgUg0nlFNRNAR1 3LqPpbu3r09SpYQFJ3C7xIOD/VBS7Lg= X-Authority-Analysis: v=2.4 cv=cuGrVV4i c=1 sm=1 tr=0 ts=6a578ec4 cx=c_pps a=WeENfcodrlLV9YRTxbY/uA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=_r7M38PZvEBKBeOnwNgA:9 a=QEXdDO2ut3YA:10 a=kacYvNCVWA4VmyqE58fU:22 X-Proofpoint-ORIG-GUID: YVdomSMs4KH6OUGp3xYRpSt3LT-5E2LG X-Proofpoint-GUID: YVdomSMs4KH6OUGp3xYRpSt3LT-5E2LG X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE1MDEzNiBTYWx0ZWRfX1b9pwPlAf1Pd B/qTdRPkS/JpKh16bPaHe7GlwYVkvAnFPRtALqN+FPaPqMWXBhppYegMVKZozk+dwwWi7fnPvZY g399rqKQRxjNqwNTaYQBdYQGdwG0aTMIn52pbhJZ8yfd+pv+kShFoGqtQUnq8slnRzt9CNLfVJE XLxlpN3Zp/cjMcY688Vf5GPC8/DcIy6RZ7IOqbWb/VftoJY9LgOSRZAuU3VQQDecOLbKaX3BGCM ra34g9ks0btEQtxvR9j77ptx98jJ7amAQ69ux0F1sMABFtuY8P9BVnuahsOE9Okhe8MAVHgOeGn mjtXEP2+ngPAqhpTw2NT4bNt8MlNp5mo4+tar99WRMbAA8LD5nFtgllLmkrK6RzYtgKTFPqW2Bo O9tM1HZA0VAs/r87bgujiESHCblPlWXqqSH5WNT/UKL9ihvYvfdYg9U8+v8iXOGGxbGND44NHAX EBu/xReaLV3nns4XhIw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-15_02,2026-07-15_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 adultscore=0 bulkscore=0 lowpriorityscore=0 malwarescore=0 phishscore=0 priorityscore=1501 spamscore=0 suspectscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607150136 Allow grouping of individual PCA963x PWM channels into a single multicolor LED device by adding support for the LED multicolor class. A child node with sub-children is treated as a multicolor group, others are treated as single leds, keeping full backwards compatibility. Signed-off-by: Loic Poulain --- drivers/leds/Kconfig | 1 + drivers/leds/leds-pca963x.c | 162 ++++++++++++++++++++++++++++++++++------= ---- 2 files changed, 128 insertions(+), 35 deletions(-) diff --git a/drivers/leds/Kconfig b/drivers/leds/Kconfig index f4a0a3c8c8705e0f10ba26584277dbb2d5eac5b5..14df88f92b12bbe43908b67f948= 0cf23056e27e2 100644 --- a/drivers/leds/Kconfig +++ b/drivers/leds/Kconfig @@ -596,6 +596,7 @@ config LEDS_PCA963X tristate "LED support for PCA963x I2C chip" depends on LEDS_CLASS depends on I2C + select LEDS_CLASS_MULTICOLOR help This option enables support for LEDs connected to the PCA963x LED driver chip accessed via the I2C bus. Supported diff --git a/drivers/leds/leds-pca963x.c b/drivers/leds/leds-pca963x.c index e3a81c60ee27c96e5050a829523dfd43e1f0663f..f3e4d65e48b4c3eefa147a7fb5c= 9fe81ce569731 100644 --- a/drivers/leds/leds-pca963x.c +++ b/drivers/leds/leds-pca963x.c @@ -27,6 +27,7 @@ #include #include #include +#include #include #include #include @@ -101,8 +102,11 @@ struct pca963x; struct pca963x_led { struct pca963x *chip; struct led_classdev led_cdev; + struct led_classdev_mc mc_cdev; + struct mc_subled subleds[4]; int led_num; /* 0 .. 15 potentially */ bool blinking; + bool is_mc; u8 gdc; u8 gfrq; }; @@ -199,20 +203,24 @@ static void pca963x_blink(struct pca963x_led *led) led->blinking =3D true; } =20 -static int pca963x_power_state(struct pca963x_led *led) +static void pca963x_track_power_state(struct pca963x_led *led, unsigned in= t led_num, + enum led_brightness brightness) { - struct i2c_client *client =3D led->chip->client; unsigned long *leds_on =3D &led->chip->leds_on; - unsigned long cached_leds =3D *leds_on; =20 - if (led->led_cdev.brightness) - set_bit(led->led_num, leds_on); + if (brightness) + set_bit(led_num, leds_on); else - clear_bit(led->led_num, leds_on); + clear_bit(led_num, leds_on); +} =20 - if (!(*leds_on) !=3D !cached_leds) +static int pca963x_sync_power_state(struct pca963x_led *led, unsigned long= cached_leds) +{ + struct i2c_client *client =3D led->chip->client; + + if (!led->chip->leds_on !=3D !cached_leds) return i2c_smbus_write_byte_data(client, PCA963X_MODE1, - *leds_on ? 0 : BIT(4)); + led->chip->leds_on ? 0 : BIT(4)); =20 return 0; } @@ -221,22 +229,54 @@ static int pca963x_led_set(struct led_classdev *led_c= dev, enum led_brightness value) { struct pca963x_led *led; + unsigned long cached_leds; int ret; =20 led =3D container_of(led_cdev, struct pca963x_led, led_cdev); =20 mutex_lock(&led->chip->mutex); =20 + cached_leds =3D led->chip->leds_on; ret =3D pca963x_brightness(led, value); if (ret < 0) goto unlock; - ret =3D pca963x_power_state(led); + + pca963x_track_power_state(led, led->led_num, value); + ret =3D pca963x_sync_power_state(led, cached_leds); =20 unlock: mutex_unlock(&led->chip->mutex); return ret; } =20 +static int pca963x_led_mc_set(struct led_classdev *led_cdev, + enum led_brightness value) +{ + struct led_classdev_mc *mc_cdev =3D lcdev_to_mccdev(led_cdev); + struct pca963x_led *led =3D container_of(mc_cdev, struct pca963x_led, mc_= cdev); + unsigned long cached_leds; + int ret =3D 0, sync_ret; + + led_mc_calc_color_components(mc_cdev, value); + + guard(mutex)(&led->chip->mutex); + + cached_leds =3D led->chip->leds_on; + for (unsigned int i =3D 0; i < mc_cdev->num_colors; i++) { + led->led_num =3D mc_cdev->subled_info[i].channel; + ret =3D pca963x_brightness(led, mc_cdev->subled_info[i].brightness); + if (ret) + break; + + pca963x_track_power_state(led, mc_cdev->subled_info[i].channel, + mc_cdev->subled_info[i].brightness); + } + + sync_ret =3D pca963x_sync_power_state(led, cached_leds); + + return ret ? : sync_ret; +} + static unsigned int pca963x_period_scale(struct pca963x_led *led, unsigned int val) { @@ -300,6 +340,77 @@ static int pca963x_blink_set(struct led_classdev *led_= cdev, return 0; } =20 +static int pca963x_parse_mc_subleds(struct device *dev, struct pca963x_led= *led, + struct fwnode_handle *fwnode, + const struct pca963x_chipdef *chipdef) +{ + unsigned int num_colors =3D 0; + int ret; + + fwnode_for_each_child_node_scoped(fwnode, sub) { + u32 color, subreg; + + if (num_colors >=3D ARRAY_SIZE(led->subleds)) + return dev_err_probe(dev, -EINVAL, "Too many LEDs for node %pfw\n", fwn= ode); + + ret =3D fwnode_property_read_u32(sub, "reg", &subreg); + if (ret || subreg >=3D chipdef->n_leds) + return dev_err_probe(dev, -EINVAL, "Invalid 'reg' for sub-LED %pfw\n", = sub); + + ret =3D fwnode_property_read_u32(sub, "color", &color); + if (ret) + return dev_err_probe(dev, ret, "Missing 'color' for sub-LED %pfw\n", su= b); + + led->subleds[num_colors].channel =3D subreg; + led->subleds[num_colors].color_index =3D color; + led->subleds[num_colors].intensity =3D LED_FULL; + num_colors++; + } + + led->mc_cdev.subled_info =3D led->subleds; + led->mc_cdev.num_colors =3D num_colors; + led->mc_cdev.led_cdev.max_brightness =3D LED_FULL; + led->mc_cdev.led_cdev.brightness_set_blocking =3D pca963x_led_mc_set; + + return 0; +} + +static int pca963x_register_led(struct device *dev, struct pca963x_led *le= d, + u32 reg, struct fwnode_handle *fwnode, + const struct pca963x_chipdef *chipdef, + bool hw_blink) +{ + struct i2c_client *client =3D led->chip->client; + struct led_init_data init_data =3D {}; + char label[32]; + int ret; + + led->led_num =3D reg; + led->is_mc =3D fwnode_get_child_node_count(fwnode) > 0; + + if (led->is_mc) { + ret =3D pca963x_parse_mc_subleds(dev, led, fwnode, chipdef); + if (ret) + return ret; + } else { + led->led_cdev.brightness_set_blocking =3D pca963x_led_set; + if (hw_blink) + led->led_cdev.blink_set =3D pca963x_blink_set; + } + + init_data.fwnode =3D fwnode; + /* for backwards compatibility */ + init_data.devicename =3D "pca963x"; + snprintf(label, sizeof(label), "%d:%.2x:%u", client->adapter->nr, client-= >addr, reg); + init_data.default_label =3D label; + + if (led->is_mc) + return devm_led_classdev_multicolor_register_ext(dev, &led->mc_cdev, + &init_data); + + return devm_led_classdev_register_ext(dev, &led->led_cdev, &init_data); +} + static int pca963x_register_leds(struct i2c_client *client, struct pca963x *chip) { @@ -338,37 +449,18 @@ static int pca963x_register_leds(struct i2c_client *c= lient, return ret; =20 device_for_each_child_node_scoped(dev, child) { - struct led_init_data init_data =3D {}; - char default_label[32]; - ret =3D fwnode_property_read_u32(child, "reg", ®); - if (ret || reg >=3D chipdef->n_leds) { - dev_err(dev, "Invalid 'reg' property for node %pfw\n", - child); - return -EINVAL; - } + if (ret || reg >=3D chipdef->n_leds) + return dev_err_probe(dev, -EINVAL, + "Invalid 'reg' property for node %pfw\n", child); =20 - led->led_num =3D reg; led->chip =3D chip; - led->led_cdev.brightness_set_blocking =3D pca963x_led_set; - if (hw_blink) - led->led_cdev.blink_set =3D pca963x_blink_set; led->blinking =3D false; =20 - init_data.fwnode =3D child; - /* for backwards compatibility */ - init_data.devicename =3D "pca963x"; - snprintf(default_label, sizeof(default_label), "%d:%.2x:%u", - client->adapter->nr, client->addr, reg); - init_data.default_label =3D default_label; - - ret =3D devm_led_classdev_register_ext(dev, &led->led_cdev, - &init_data); - if (ret) { - dev_err(dev, "Failed to register LED for node %pfw\n", - child); - return ret; - } + ret =3D pca963x_register_led(dev, led, reg, child, chipdef, hw_blink); + if (ret) + return dev_err_probe(dev, ret, "Failed to register LED for node %pfw\n", + child); =20 ++led; } --=20 2.34.1 From nobody Sat Jul 25 17:34:04 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 427A6318EE7 for ; Wed, 15 Jul 2026 13:44:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784123081; cv=none; b=fpbnJItmFnjgBq7G6AZBPxBu7G8bpMmsa9HLUxRvAtksRZs1uwTFyw6Jnfglif4caUbptlmWWEdyK+qQC2Bh2vOYtCGjAwb7y4V/d3g8xWx/U177fBQDDmkDEBJ/keQev56YDPBxDCkfchHb5gVXmfVhhO1mWCpvWifWJEvFcaI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784123081; c=relaxed/simple; bh=0Rq8D/NoyC39EmLSzNVbHI8oYiwR5Wkjwf+f9tdSuzw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=f4HiTEnOv2wxjtz2x2PLgtCh6ixGkozx+WKc7dM/xa7HiDJPC7qOTFs3kxqEgR8kakbTB92i6obBjyKSnp9yK27pxCpfAmspRhu0/b2vl0zGztcErPbrPsIIMYDu8qXr2mjT59vGSOBuHTR9DhbFFuPnYqsWZYz0tvg0AD/0/NY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=RhGtwxgK; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=NzYGIq63; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="RhGtwxgK"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="NzYGIq63" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66FBcvNX3599631 for ; Wed, 15 Jul 2026 13:44:38 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= hKaEQZIQPMdPO6UTKBRGpr3T8o+KrcRClYBwgH8RUsc=; b=RhGtwxgKt6MHOu/5 R9FHBAr0CD0adw43yh37Q/Fj2Tby6L7uKWob21vjo5r3LCqse4jAJfWz5q/o4xdE H6tXjj9itjuu3l/5OqKtChciciMfetQ+hLAWv6lh2GRo1eqkPJ6PVMdxUHti4Eyh YxG+s6+NgCx/N04nrxr+Q15nB09OONmFoxUN5ezBpVC748FLPfqZYYpcshby/9Qt NHbOYVh/AUnhB2AwYzFlaKikyn+EzCWvObW3kIH0qpyOgT408F3SYFZma9MjV2mg H96qBgje55XWHHTzIxlH/cfEcHEBOemA2wQiOZL8nM1KJzC/jI7VH2mSrM3gAOhj arxWAw== Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fe7q60wyp-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 15 Jul 2026 13:44:38 +0000 (GMT) Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-51c20762d21so27438311cf.0 for ; Wed, 15 Jul 2026 06:44:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784123078; x=1784727878; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=hKaEQZIQPMdPO6UTKBRGpr3T8o+KrcRClYBwgH8RUsc=; b=NzYGIq63y1FKmMZW1wZ4zv6BmigG9yODzp46CqPcsVy+RkdlKA/YrxCHyWdUM46CqX 79xCNJJ/CgtNFKPNm1AYL0qeKq+lk6WD5TBTF7cdZbBSnrI2DYNj69WvepgqsGgZVeva /SYKzFFdghlHDmhwbFaRlHoZjZfyi8TyrxW8kDcoInEbUNVWYSXA/9vGeo1UoqAV/H/k ipxZkzrm96LuiaAfkymPkgI+Yk7LhZDwMv8HXYDxDJaCeJjFm3aoleppGBTKPs4l4Qe/ U9PwxDYa2urIgyBuzGP4UnGf2BJPFaZcEoBcyO/oTHW9jBsE4qc8XR8x8ObuqMSzO3MK 6d8w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784123078; x=1784727878; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=hKaEQZIQPMdPO6UTKBRGpr3T8o+KrcRClYBwgH8RUsc=; b=cLWrdCdfleFPO7hkPfncm774Qv936SOH/Ph/umf+5j78XnCCCfK2kofY93R9oaxn3B hDaDfTGiN5c99JQA6QrEIkBFa84KrRBsVkbSNVEJ/FkCij6xz077LF/1m0dMDPXPjxXr a7JJstuGxzkvihLZ5m7SmdHsaUaODslHKaLr8j3h3LCZm9Au6/jjRQ1DgFoZI3pbXO0M QvJqkOGSo+ZEeBtcBQylc5pnNhIUvjXfzySBfl0wTfGZm5asv3U1WJ0RGkjnWAO02+Ok kpW1WQRQ7i0HGXQLkOnGOUg6JyEeW3PC52cuWhUc0AA4tAgALwnpSaiqhkCUGGnI3skB GNtw== X-Forwarded-Encrypted: i=1; AHgh+RqG4KQpt62MP2D0/9jyZww55RcahJ5uMxHw6seBBghidPl4KmNbObn7hmJr88A7cmDWYvRPJBTPUBzD2+w=@vger.kernel.org X-Gm-Message-State: AOJu0Ywo4f3EoEpQNPYedHCzfsF+OZjPCCdkXLuNh5xOsgA8KLnROPDP FU+2fw6E/aZFPEYj1sc6Wwhm9tREqNWsLIil1yi+gBLCR6duNjZGZf7VLjqXq4QkXUV7GK2TG+j mrk0KgDRm2YoxkJ0UIeCSC4NOoUXk6E2wGbi2ayr8zd/hHY6j8kNRgU3Jxk4ASJueu78= X-Gm-Gg: AfdE7cmTez7GLtx3679LE+/ea1JxDua0sshksxbyZ6yzW2mBkCgNq5zwYlGaK+jEt3w kCb9NLiXSx+HOg4F+Jdwn2rDyEu8WZFVvtDHwb/kF0/wxQJ8z5pmGBY99TYQGgoLGQB5ljWDXza e/wM/0+nJEDb6MypiexY+2LL0IEVF6gfm/JX3mOP+rmV9+lGgeAHjjEtpNd/TBcSkv0B62/oWoV qywtcnOi42SuUKz736tHNXW6X6IBXmm/ZgcPoQHhM1xdudR+KWfUl9yVefSTx7xhERvsEgkVcPr NmvyU30V++P8gRIJ2f+Beg3WfPM4VpRmTN7jdn3vT7q5kBqO5+Z6ZNDEeyC9Lb5WC96TiNTkjQt jruXsHKs18ioB44X4Xk68LFXJFvd4gV9SX2Q97l00mXKmOGC8+deQldcHpYwZmmnpmpAHiI05bh ympHhyHQNuTjYQWK1J+c44uHk8j6Z65bmdC2dIcwoY3lVNSFaL0LLAiYDSSCFTXg== X-Received: by 2002:ac8:5710:0:b0:51c:15c5:2bf7 with SMTP id d75a77b69052e-51cbf05b838mr164820561cf.12.1784123077400; Wed, 15 Jul 2026 06:44:37 -0700 (PDT) X-Received: by 2002:ac8:5710:0:b0:51c:15c5:2bf7 with SMTP id d75a77b69052e-51cbf05b838mr164820171cf.12.1784123076851; Wed, 15 Jul 2026 06:44:36 -0700 (PDT) Received: from QCOM-eG0v1AUPpu.na.qualcomm.com ([2a01:e0a:830:450:751c:d61c:c91:60dd]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-69cd28a17d3sm3041215a12.12.2026.07.15.06.44.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Jul 2026 06:44:36 -0700 (PDT) From: Loic Poulain Date: Wed, 15 Jul 2026 15:44:30 +0200 Subject: [PATCH v6 4/4] arm64: dts: monaco-arduino-monza: microcontroller LEDs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260715-monza-leds-v6-4-d1724bb7fe3d@oss.qualcomm.com> References: <20260715-monza-leds-v6-0-d1724bb7fe3d@oss.qualcomm.com> In-Reply-To: <20260715-monza-leds-v6-0-d1724bb7fe3d@oss.qualcomm.com> To: Lee Jones , Pavel Machek , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Laurent Pinchart , Bjorn Andersson , Konrad Dybcio Cc: linux-leds@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Loic Poulain , Konrad Dybcio , Dmitry Baryshkov X-Mailer: b4 0.14.2 X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE1MDEzNiBTYWx0ZWRfX3kB8HnqQFNKr Bf15c5Pmz4cxRxGKXzInaTgGrbUdKrg74McXNpwF8Pm7u7oZ8p6PHWB22vTYJzGqQru2aNPZNie Ft8ziLMJJrrQ4S8r/t/8TICMaQD4TCg= X-Proofpoint-ORIG-GUID: QXQ4Uopyu1L0_Yc9TcDRotVKWKYC90G7 X-Proofpoint-GUID: QXQ4Uopyu1L0_Yc9TcDRotVKWKYC90G7 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE1MDEzNiBTYWx0ZWRfX+7xkfZwOSeC3 EQ9t653HkOl9mUhE2S57Me5odEpDDO29uasCY0l3mXAXmGh61dBiTNImeLBW8HRvbqHiRMKm4ko DrLx+UYG74DjPHmVGBm6rE7RvP0Fh+Oa/xd2YqRZjwi35f04quY5lJnCyvcQkBo4pPdGDsFQq3H UmjCo/SLB592BmJMdfU6lFXB6jwQHkTdH3A3T3cLGqRGYHUws6rkXzlmBwckrHJTr6CENb27cOU O4+YEPvHoE/WYyXiQZ8UloG/cgvdjqx9LY0LsCLGJ8bpu0Bq8iJVVdhD79VeqryrSL7TTc1cjOj FDZQ6F9f4ozcGRETvGXCJnmxxxdk6jhnrlFkb+pvfQsI0UIC9DZxMC18zD/eO5w76Uvhi0beigP nLqy2oJHx1JAmNdr4s8+3kpUK8jgsRFXBc86LvZLONB0tTYOSsVFIke1qEals70HWe0Sgd2c/mX yHFM/ow1hhT+DBsE1dQ== X-Authority-Analysis: v=2.4 cv=BajoFLt2 c=1 sm=1 tr=0 ts=6a578ec6 cx=c_pps a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=1BEw5LmG3YzgyHxDt7YA:9 a=QEXdDO2ut3YA:10 a=a_PwQJl-kcHnX1M80qC6:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-15_02,2026-07-15_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 phishscore=0 malwarescore=0 clxscore=1015 bulkscore=0 impostorscore=0 adultscore=0 spamscore=0 priorityscore=1501 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607150136 Onboard MCU/STM32 implements a led controller compatible with PCA9635. There are four RGB LEDs controlled via channels 0-2, 3-5, 6-8 and 9-11. Reviewed-by: Konrad Dybcio Reviewed-by: Dmitry Baryshkov Signed-off-by: Loic Poulain --- arch/arm64/boot/dts/qcom/monaco-arduino-monza.dts | 110 ++++++++++++++++++= ++++ 1 file changed, 110 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/monaco-arduino-monza.dts b/arch/arm64= /boot/dts/qcom/monaco-arduino-monza.dts index 379b796f261f4c8f6b7712c5d340b20be1b9217c..21e32df66667eab2f882731f6ef= 09b7b6e29e61b 100644 --- a/arch/arm64/boot/dts/qcom/monaco-arduino-monza.dts +++ b/arch/arm64/boot/dts/qcom/monaco-arduino-monza.dts @@ -7,6 +7,7 @@ =20 #include #include +#include #include =20 #include "monaco.dtsi" @@ -156,6 +157,115 @@ vreg_nvme: regulator-3p3-m2 { }; }; =20 +&cci1 { + status =3D "okay"; +}; + +&cci1_i2c1 { + led-controller@22 { + compatible =3D "nxp,pca9635"; + reg =3D <0x22>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + multi-led@0 { + reg =3D <0>; + color =3D ; + function =3D LED_FUNCTION_INDICATOR; + function-enumerator =3D <1>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + led@0 { + reg =3D <0>; + color =3D ; + }; + + led@1 { + reg =3D <1>; + color =3D ; + }; + + led@2 { + reg =3D <2>; + color =3D ; + }; + }; + + multi-led@1 { + reg =3D <1>; + color =3D ; + function =3D LED_FUNCTION_INDICATOR; + function-enumerator =3D <2>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + led@3 { + reg =3D <3>; + color =3D ; + }; + + led@4 { + reg =3D <4>; + color =3D ; + }; + + led@5 { + reg =3D <5>; + color =3D ; + }; + }; + + multi-led@2 { + reg =3D <2>; + color =3D ; + function =3D LED_FUNCTION_INDICATOR; + function-enumerator =3D <3>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + led@6 { + reg =3D <6>; + color =3D ; + }; + + led@7 { + reg =3D <7>; + color =3D ; + }; + + led@8 { + reg =3D <8>; + color =3D ; + }; + }; + + multi-led@3 { + reg =3D <3>; + color =3D ; + function =3D LED_FUNCTION_INDICATOR; + function-enumerator =3D <4>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + led@9 { + reg =3D <9>; + color =3D ; + }; + + led@a { + reg =3D <10>; + color =3D ; + }; + + led@b { + reg =3D <11>; + color =3D ; + }; + }; + }; +}; + ðernet0 { phy-mode =3D "2500base-x"; phy-handle =3D <&hsgmii_phy0>; --=20 2.34.1