From nobody Sat Jul 25 17:35:17 2026 Received: from fout-a8-smtp.messagingengine.com (fout-a8-smtp.messagingengine.com [103.168.172.151]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A3E633ED5A6; Wed, 15 Jul 2026 09:12:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.151 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106728; cv=none; b=MhqSlSldMsYcNBsSDsD2dheNxjGgB/J926rFpXwg6dM2jRg9gfDcXQ+ivBl6okQZe/HAHSQ8J70gxK5BLqK5zFJmvgXWQwzRvloRBn2QA0u31HFIw8oxgu6avoZ680Ji1IK0kz/F6xXi+4BNdbkeGKr3rxLHhamEleEpWOYi7dI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106728; c=relaxed/simple; bh=3KqStA0vOh3gLhhM0N7a+mTVjgYTrvoTWcsvCD7tNQ8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PkLldXW+0QDY2nK2yv9eUEq3vLv3QlQQPdkqdopxC/tVmyMpa299o1CwZjcctwNUlsKprMe1K7SdEk3vbPWUcoVAllFJvxoELXowSaDtR9gXLvwulQFsVqdZdRxH/TflvU3bIxgOJiI3przdF+Fwd4tB/bNyC15mqtTxmpt578A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=K4aPOpNj; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=Y5hZ+Rmz; arc=none smtp.client-ip=103.168.172.151 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="K4aPOpNj"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="Y5hZ+Rmz" Received: from phl-compute-04.internal (phl-compute-04.internal [10.202.2.44]) by mailfout.phl.internal (Postfix) with ESMTP id 35493EC01E7; Wed, 15 Jul 2026 05:12:00 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-04.internal (MEProxy); Wed, 15 Jul 2026 05:12:00 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm1; t=1784106720; x=1784193120; bh=SRkTLGqM3vhWnE1QrtQWOVktNnFZl7EvFbRUlHz6SFQ=; b= K4aPOpNjgNSd/rDZjZrtaObcmm6H1pBd4mv1DrTd0NZruld0Yg37YcY3Ivn/1IEL kB7d4kuWLNRt1lHCdsB0sQB3UnCDECbHdrtKFnJjckB8/b/8rJt5PguM2TqVqb76 BRkTkRmKbC+Us5ugzGxm/KtCKQu6C2M4jYlrW+gXLME3ZkM4R24TKWQeCCKvytzC i0AFnbmS3ePGcPD/6TPmGn7zt0ZUvcdfwgHCIqVAQFr+6Aj7ifrUuDnr9JxWHfJh WbnuejMeZL48kr5CURK33f3jr7AeEBATnh25pn0gQWBs4Q35/0tajOXqAIB4ypOH 6K56nI06VfYW3z70Bsl6uQ== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm2; t=1784106720; x= 1784193120; bh=SRkTLGqM3vhWnE1QrtQWOVktNnFZl7EvFbRUlHz6SFQ=; b=Y 5hZ+RmzS7tOimk+YEb+gDBh9Jg3AENn1DwMjF2z+h3lWC+rCkjAWp0HfO63JPUF9 5KjN1J3c/458SmKCmy7c41wNFwqhiwGpRdnhRqhfcdi8vQPqt+RHPA7BhOOoRncn bmyZaCoJkKuNdcVXHaib2Nkyk05V2+BXxJve4xCyDpVQY/ooiieE7k0QWKRALzGD pLnGUNwOISYx+JKo62ckBrfM7poplTIg+Ja7nP6WsEFPNIT5i/28Dwd8H+HJ7JYD J3zbZd+eoM4eUp0hO5RvT8TWDSi32nPCwqalqOjBd8YqWJVwtKPU7+9L3aPraZ35 x7hf6aV57o/NSse8zlZIA== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTGLBKmB5PzUkMr6ko/mqj5IHxBJNxFvqMKpFknx/d+TQPsuitJFYNuH8X5aBce9R7 tMzgE7tUB/P2h5T8uyczMRGwUga8g25gxgHkb6zt/dHHhgEyqoKijbGPm4c94Ba06so0rO 8aHLYTj1PMCkLyKEqrs3jBel/YvsFIIfSq7rh6KA8BGuvenAo9C2vokqu5f35I3EUPuFlA PyKHPPc9QlP0kuuY6KWj8kdBQA6mQ/B1tqvU0sKOBy8csnboAGWF6UXr6ZhBi4Vh7WXhwt rJ19aJH/gP5zb7oC6huPtFVf2g2r4ZI6hxB7jjQtBCWm2TRzqafvrumgwJ7soeSa97MILn dHktbH0fh3MjRIIn+Zthz4Ec+jmioiTm4msNYu7mmdYfmOe23IDVNsaCDn7apZX7q4SX8O 3xtxk6dWv6JtJ/UkPmz+UO83t7CMG0Ky4ltETrJkEvCcMZ6kLAoBvr8OkeeKBgOsSvt0Jm sgVoqwAgvk90mq2h+NTzAcPtxYYwDlix3fSOBl1T+JmtFJbjHeJV9OhVpMYeoS7tsHq9bj ZL3l+w3w+AR+Jd1r0OM9fNvYaxDCsTX9j1Cns8aByZtfZa3g1TbV9cioWFjiB9j99F0m8y aXo3eBnhYbiLLESnCxZm1oXwTEg38Lzs+Zjy/fBBtIlvCWQ4DXIgy8Nvp8zQ X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 15 Jul 2026 05:11:59 -0400 (EDT) From: Janne Grunau Date: Wed, 15 Jul 2026 11:11:48 +0200 Subject: [PATCH v2 01/10] dt-bindings: arm: apple: Add M3 Pro/Max/Ultra devices (T603x) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260715-apple-t603x-initial-devices-v2-1-df65b2485710@jannau.net> References: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> In-Reply-To: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> To: Sven Peter , Janne Grunau , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Wim Van Sebroeck , Guenter Roeck , Andi Shyti , =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= , Sasha Finkelstein Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, linux-i2c@vger.kernel.org, linux-pwm@vger.kernel.org, Conor Dooley X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3346; i=j@jannau.net; h=from:subject:message-id; bh=3KqStA0vOh3gLhhM0N7a+mTVjgYTrvoTWcsvCD7tNQ8=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqxwv+vFhQLV0/kEWV+G+q5R/xdwv2fz6cL4hZO6T6jtC r4+26W+YyILgxgXg6WYIkuS9ssOhtU1ijG1D8Jg5rAygQyRFmlgAAIWBr7cxLxSIx0jPVNtQz1D Ix1jHSMGLk4BmGpTWYb/QcHTftXE8Z2pU2Q8K6IXdo2l6lKMiCizQujZy5H+mziSGf77NbkftMx 7vP3fD5m7ayIF4vav3tDQtfsWw6n/pyx4YsW5AA== X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 The M3 Pro, Max and Ultra Apple silicon SoC family (T6030, T6031, T6032 and T6034) differs from its M1 and M2 predecessors. Most notable is that T6030 (M3 Pro) appears to be a separately designed SoC. MMIO address spaces, interrupt and pin numbers do not match. It has two CPU clusters with 6 efficiency or performance cores. T6031 (M3 Max) as one cluster with 4 effciency cores and two clusters with 6 performance cores each. T6032 (M3 Ultra) is like in the previous generations two T6031 dies connected with an high speed interface and appears from operation system perspective as a single SoC. T6034 is a separate identifier for smaller M3 Max variant. It has fewer performance CPU cores (10 instead of 12), fewer GPU cores (30 instead of 40) and less memory controllers (384-bit instead of 512-bit combined width). Apple has only released 14- and 16-inch Macbook Pros with T6030, T6031 and T6034 (M3 Pro and Max) and as only desktop device the Mac Studio with T6032 (M3 Ultra). Acked-by: Conor Dooley Signed-off-by: Janne Grunau --- Documentation/devicetree/bindings/arm/apple.yaml | 37 ++++++++++++++++++++= ++++ 1 file changed, 37 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/apple.yaml b/Documentati= on/devicetree/bindings/arm/apple.yaml index e49403c73f9d..fb277c96f341 100644 --- a/Documentation/devicetree/bindings/arm/apple.yaml +++ b/Documentation/devicetree/bindings/arm/apple.yaml @@ -123,6 +123,14 @@ description: | - Mac Studio (M2 Ultra, 2023) - Mac Pro (M2 Ultra, 2023) =20 + Devices based on the "M3 Pro", "M3 Max" and "M3 Ultra" SoCs: + + - MacBook Pro (14-inch, M3 Pro, 2023) + - MacBook Pro (14-inch, M3 Max, 2023) + - MacBook Pro (16-inch, M3 Pro, 2023) + - MacBook Pro (16-inch, M3 Max, 2023) + - Mac Studio (M3 Ultra, 2025) + The compatible property should follow this format: =20 compatible =3D "apple,", "apple,", "apple,arm-platfor= m"; @@ -365,6 +373,35 @@ properties: - const: apple,t6022 - const: apple,arm-platform =20 + - description: Apple M3 Pro SoC based platforms + items: + - enum: + - apple,j514s # MacBook Pro (14-inch, M3 Pro, 2023) + - apple,j516s # MacBook Pro (16-inch, M3 Pro, 2023) + - const: apple,t6030 + - const: apple,arm-platform + + - description: Apple M3 Max SoC based platforms + oneOf: + - items: + - enum: + - apple,j514c # MacBook Pro (14-inch, M3 Max, 16 cores,= 2023) + - apple,j516c # MacBook Pro (16-inch, M3 Max, 16 cores,= 2023) + - const: apple,t6031 + - const: apple,arm-platform + - items: + - enum: + - apple,j514m # MacBook Pro (14-inch, M3 Max, 14 cores,= 2023) + - apple,j516m # MacBook Pro (16-inch, M3 Max, 14 cores,= 2023) + - const: apple,t6034 + - const: apple,arm-platform + + - description: Apple M3 Ultra SoC based platforms + items: + - const: apple,j575d # Mac Studio (M3 Ultra, 2025) + - const: apple,t6032 + - const: apple,arm-platform + additionalProperties: true =20 ... --=20 2.54.0 From nobody Sat Jul 25 17:35:17 2026 Received: from fhigh-a8-smtp.messagingengine.com (fhigh-a8-smtp.messagingengine.com [103.168.172.159]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1AAC13F0A94; Wed, 15 Jul 2026 09:12:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.159 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106736; cv=none; b=n1Iy83oMQuQaQtjaQOc/VJUU14iTenAKfOsovf4komEvCQJQnVdWM/kX68TuGLFWrnl1xuJ+8x5VC+5d+V6swmORqzb1eEJExTSr1DgzOhVfQYhkd9EIpAwF30+J9k8GSgSjh7zJO7giiK+F+5Kw+WBPzLMM/st7CMz9LW1QZmw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106736; c=relaxed/simple; bh=TaPp3YmDGKuL811lfs/as2BQJH0FaJPIrM4HTX3tMVk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=kcU8JPZCy7UXQVKI59BaDjckrTZbjUg4TStVq0BVueF80aIBSyo6pUtIbiJa6s7eOrcPo28736Yk3O+Nri3x0r+GDTGycBe/oPuJZQ49JzA1tL0OzOL9Ybvar73J8r2D50mL3Am0tdS4xYpKM7sKWzI+1ZotCUAej0xW7n3p8Mo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=JjPq4v2v; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=o5idtCdW; arc=none smtp.client-ip=103.168.172.159 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="JjPq4v2v"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="o5idtCdW" Received: from phl-compute-02.internal (phl-compute-02.internal [10.202.2.42]) by mailfhigh.phl.internal (Postfix) with ESMTP id 23E64140014A; Wed, 15 Jul 2026 05:12:04 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-02.internal (MEProxy); Wed, 15 Jul 2026 05:12:04 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm1; t=1784106724; x=1784193124; bh=Gwg1Qkumyzy7K7Uv0qmGTTBvVa/Ezn8Hh7q0O4lw1Sc=; b= JjPq4v2v5I+Itv2CMXjGQWCIs/C6IM5Lb3qf7W0Gz3vjhEenV2IpBnnfBE5SDIuh F1J5iGwpL1Qwif7fTFUYLH9jiRU+gHxSK2Sd5oY1mjk97upLYUE+BtCIPTHc3qb4 XRnuEmzwBhHfNXs1oaF3WO8qbvHUmKvqhwHH/r+nUCnoCCveH3QQG2K0LJfCMR90 /do6kmxWIMtTVxubHwEPtDIqVme6lGS2wb1ccTH/8BPZX2bAzIjeK+0dPAMFjuVp Qfn7g+7MTot2ivPmLJhZ4eyOdgHqHjQBHaLVt2W5XtPPdi8lzPQwOmT+GS1uxZOZ aFlkWgsT5VydWJDZVsyHCg== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm2; t=1784106724; x= 1784193124; bh=Gwg1Qkumyzy7K7Uv0qmGTTBvVa/Ezn8Hh7q0O4lw1Sc=; b=o 5idtCdWh0rAgVye9w44PEHkQezqqTg8wLVZJ5yDyBATsPG9EFbBSWy4bR7J+iqLL HiLmtDNcjQ/GQsa8MxHLw/ZC6sbk5u6e63oiW0holj76UeDUuIGUvKIJQILJh5I8 yOe/Idig6X8+XZ5EU/NMwW4W0lQLVNJSew4+8zqENdUPJarvJDYnXf1/cNoMmFOv IPP+ZS0uXzSkj/CL//Or6hNh38spD+sneBhCuO8oCAQDKCyDadGhcfU1V+gv/ZH7 mYqGTnSF5xLLVJqCU0jMICGmdbmZ+me2+UVMCv4Ktq+XaSPDyVo7CDlQsH0yafrv UIdKVtPab1Wwo847p4s2w== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTGbEfTGVuHxOJuyKCFvk6zsdjnpTYAj03akCpyfO8+qFj/r9fUNl/dlR0wUY4Tkjz N8whbTOR/VZbolzdOo7RwWDDl+GFFDRX6xEYLButw8EkfRcs+qKzpAB3eI9bWeGQ+KZjDf vUjxxEC419LJG0p4lk+H/82r2oPAXONqCfgFlRnkrVqzMF3n4ZpgAOgs+drcWhplhSKo2V cExiHLUTnIX3eCBvpYgjx7OAUYt6zgl+tNWD/OKuHEYmIxB1ztf6XbODt0covZvJzlkiHE Y7hBjEUjZIPYOrZGRddUvW/Z6GPlxjye25BjJzBJOTpI0FPf5NjIM46nLCzefle7QRZCsh 3A2THnwSNaCQziai36l8Qq4CzhkN0RlR5WGyfXTG5BYIU0csr3fDR3IxoT7t/ynnwD/CdS hYsaNHVr2OxaXdhXIqHiZ2PijZpxynSRqxAoxyhIqiF2SjKeCxLQy1BCnJmFLrNplJL3e/ QcXMOSUy6tsWNjVvAOjftIKPsHi78gYOmg9XEDFFToRYjGQLQduAkva83dBRG2sXRTFOPo RHkyZNCccl3yN9F0M5Lgu4MW7RO+ZuFBf0m6y+5kGdNItaul5s59BbHR+QBmu6kwipfjGv TQBlpLPk/RC5Z4ajDmejmtXgz+IhDdcUwarI1cCKlkeDZQ4n7EKbZAqkAIbg X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 15 Jul 2026 05:12:03 -0400 (EDT) From: Janne Grunau Date: Wed, 15 Jul 2026 11:11:49 +0200 Subject: [PATCH v2 02/10] dt-bindings: interrupt-controller: apple,aic2: Invert #interrupt-cells condition Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260715-apple-t603x-initial-devices-v2-2-df65b2485710@jannau.net> References: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> In-Reply-To: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> To: Sven Peter , Janne Grunau , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Wim Van Sebroeck , Guenter Roeck , Andi Shyti , =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= , Sasha Finkelstein Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, linux-i2c@vger.kernel.org, linux-pwm@vger.kernel.org, Conor Dooley X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1552; i=j@jannau.net; h=from:subject:message-id; bh=TaPp3YmDGKuL811lfs/as2BQJH0FaJPIrM4HTX3tMVk=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqxwv+vJ9l/UyzK3hzSd1LISv5pqHL88O33n1QcO0/54H N6xz3Vmx0QWBjEuBksxRZYk7ZcdDKtrFGNqH4TBzGFlAhkiLdLAAAQsDHy5iXmlRjpGeqbahnqG RjrGOkYMXJwCMNWpKQz/LItNQk8++X1I4tDHcN4isXM3lt3aOOPdBcvEYhezpoBP5Qz/HRXiw8q emuVtDL7osja5hunV9hlTtc6FTLp+eY/Zpvo4VgA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 The condition for 3 or 4 #interrupt-cells list compatibles for the 3 cells variant (not used in SoCs consisting out of multiple dies). This includes the AICv3 base compatible "apple,t8122-aic3". This will match compatible =3D "apple,t6031-aic3", "apple,t8122-aic3"; shared for M3 Max and Ultra based devices which require the additional interrupt cell for the die number. Instead list the compatibles used for multi-die SoCs explicitly and use 4 #interrupt-cells for them. Acked-by: Conor Dooley Signed-off-by: Janne Grunau --- .../devicetree/bindings/interrupt-controller/apple,aic2.yaml | 8 ++++= ---- 1 file changed, 4 insertions(+), 4 deletions(-) diff --git a/Documentation/devicetree/bindings/interrupt-controller/apple,a= ic2.yaml b/Documentation/devicetree/bindings/interrupt-controller/apple,aic= 2.yaml index d0d9a90e96e7..a94787939d34 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/apple,aic2.yaml +++ b/Documentation/devicetree/bindings/interrupt-controller/apple,aic2.yaml @@ -128,16 +128,16 @@ allOf: compatible: contains: enum: - - apple,t8112-aic - - apple,t8122-aic3 + - apple,t6000-aic + - apple,t6020-aic then: properties: '#interrupt-cells': - const: 3 + const: 4 else: properties: '#interrupt-cells': - const: 4 + const: 3 =20 examples: - | --=20 2.54.0 From nobody Sat Jul 25 17:35:17 2026 Received: from fhigh-a8-smtp.messagingengine.com (fhigh-a8-smtp.messagingengine.com [103.168.172.159]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 484223F39C4; Wed, 15 Jul 2026 09:12:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.159 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106735; cv=none; b=U592AZM6UrYyGrfEi4pykPbBbCdqyn37Mm76vYCbJjuAlTOSWYqLEvqVb1Sa9jjJ25Nz7B/t97r6ojPzTA+LJniFKOOLRJUgOoTkNTmFITlgkQ2z9/1av5w+yOaKBch1SFl3bQ9AB47T0nCVjaoEeRaRIC1Pp0K3omT6obbcqR8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106735; c=relaxed/simple; bh=L0b7qOk4f9cIVTO4+6vKfh1rtbZML3fU+/KBOYxvoLA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=aEFK6Yifz7O5YxhoWJveWlcQepLpJ+VrGESklIryubZgFkpwecKkKalrw9bL9mf4an5A5xYDGMRyED0woP9huor0ElbwkTwKtf30UxC+aqNQK5+pNdSiUrQ0wzX6GEbIGhSiXplhwIpiuoXZtxIACQalYTAYHnlTVo+sP50fu4o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=Ej6NH5iI; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=nih0J9/A; arc=none smtp.client-ip=103.168.172.159 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="Ej6NH5iI"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="nih0J9/A" Received: from phl-compute-04.internal (phl-compute-04.internal [10.202.2.44]) by mailfhigh.phl.internal (Postfix) with ESMTP id CE8781400124; Wed, 15 Jul 2026 05:12:05 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-04.internal (MEProxy); Wed, 15 Jul 2026 05:12:05 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm1; t=1784106725; x=1784193125; bh=Bv/arUod9l00opGcXfe/lRDuK5gV6GDy1OMTK4lRcbQ=; b= Ej6NH5iIG4Lxfaj/Pr4MzeqVoogzzr2NcmDzrsc1bMnhd/QwbWeiYxWluRxRMMBK rdBxzCUxk6kVdqhBBjBHaEiTnRUr1BlnSWEkh098F6rrhiDw/1rakoRWMBdqCHgq K6bpiTw0bm+xr71qarr0OJOoevpYEKhC12BzQAKhaZGtIUpQjuapK86JqGf+fw44 4WvJtFv4KLGZ4QjWSsv6RyCpyZX49v1oLtlRwoTqnKgdql8AeOstLJWGK9xJ2JCD rGFXTLXbaLaNCm+QHZoEw7tzoPvnAn8CEz05yAd9A/GSrpvLIOifZECyPDGSoRKq flz76xUPQ3/2mICEBowAKA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm2; t=1784106725; x= 1784193125; bh=Bv/arUod9l00opGcXfe/lRDuK5gV6GDy1OMTK4lRcbQ=; b=n ih0J9/AzPc+0niAbNdVOLt6hN7vQOVz72RvnwA40OLJ7lzBcWFTJSUya2tNGNVyk HEfwzSu3R/Ec2o0JWAcpU0en9O8ezoSRxYI2jjEo9cE680o6hBNqpBkVykUklYbI Cmo8HFktr9ryUpSypkIRAg1TqIYtlQPj8/WDLWWtyddPbpkzKtmMD+FgksBp82mI ZMaaZhWoie/7csUKXTYk3zrTnBbp/Dyzwk5AdV2kLHICv14BgHmX+3YpFGu4T4z5 2Rb1qQ9nC4Ove3N8r0kDAaWp14D3LGjQd/kJBmN/EVZus3cOYCdfXXIUn8CgatHO 6SRWW/ptJZma6lzP1uobA== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTEW04HtTf+zNef7m5r/Wybx1ydSPmxeGPzAYI5SWVBIt9NF+gliEmmzRtNMmeyncy 0yH12g4gcKN4bwgQ9/fxkVDLkA/oJQKBqhvmVPbO8YzIkt35ekG+/k0lN1XR1RUOe2vlYy 9oh0a9s2MeN7rHW5UMydYFPb+rmR89Xmz+kCkWxhD+fm56RfXxSYKM4k+nBq3+TLUtm39d wb/YON6eLtDPA751fCTGB9EwOodztE2RbFbzkkek/KiqmBaiq89taQ8SgYyX4XMGIxWBrs FEpjBwG/7g2vXO1BGnw4zPV7vNeivmHu8Q5ocRpo3auKeu4wiZy38k1ASmncIsKxkpdusl R7ga0pukykfz49LSv8iX/rJWFQ71xIEuQD2gAj16ro2QukL4brZMidz5uCSBrJQBiClD3P 8Pcb8fGruRJmkNh4j1JZTjbbgQo6LEbsuYo0jC8FQhC0+XwZxG1M6xJZvVJTFenacbvO6I RoGx6DMmSEsNMMLtoewQi/yibBzvoEUjjezHl2CU+qwLE6i38OYsbwv4SOi7z86oRg5c/a R6B9hzQaZ9k0aStw709VzETCyI1DENWEAp7JCSHij/UvJ2bIorBG0DoIksPahIE4kNPVNP rlkdJ3/uTAvxEg0Xap4JHNRS18hl3v9qU5QpF82bN5EeDnE7DixlR6zsjKcg X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 15 Jul 2026 05:12:05 -0400 (EDT) From: Janne Grunau Date: Wed, 15 Jul 2026 11:11:50 +0200 Subject: [PATCH v2 03/10] dt-bindings: interrupt-controller: apple,aic2: Add apple,t6031-aic3 compatible Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260715-apple-t603x-initial-devices-v2-3-df65b2485710@jannau.net> References: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> In-Reply-To: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> To: Sven Peter , Janne Grunau , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Wim Van Sebroeck , Guenter Roeck , Andi Shyti , =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= , Sasha Finkelstein Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, linux-i2c@vger.kernel.org, linux-pwm@vger.kernel.org, Conor Dooley X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1233; i=j@jannau.net; h=from:subject:message-id; bh=L0b7qOk4f9cIVTO4+6vKfh1rtbZML3fU+/KBOYxvoLA=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqxwv+tzD0fu1rnRsWF27lmtAtlOrokubDKN3Nqpxt5MU xuPlG7smMjCIMbFYCmmyJKk/bKDYXWNYkztgzCYOaxMIEOkRRoYgICFgS83Ma/USMdIz1TbUM/Q SMdYx4iBi1MApnrOf4b/meYLDGZsubSzzn3CfZ+SDe2MO320zslaXAy+EZrB+HJbF8NfQY6fB+2 WMVhqbMrNtzmynMd7QX7XQ66rU3XmHOd5LvuKFQA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 The Apple M3 Max and Ultra SoCs use AICv3 as interrupt controller. It is compatible to the base M3 AICv3. Add "apple,t6031-aic3" as compatible and add it to the list for 4 #interrupt-cells used for multi-die SoCs. Acked-by: Conor Dooley Signed-off-by: Janne Grunau --- Documentation/devicetree/bindings/interrupt-controller/apple,aic2.yaml | 2= ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/interrupt-controller/apple,a= ic2.yaml b/Documentation/devicetree/bindings/interrupt-controller/apple,aic= 2.yaml index a94787939d34..726a6720e05f 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/apple,aic2.yaml +++ b/Documentation/devicetree/bindings/interrupt-controller/apple,aic2.yaml @@ -44,6 +44,7 @@ properties: - items: - enum: - apple,t6030-aic3 + - apple,t6031-aic3 - const: apple,t8122-aic3 - const: apple,t8122-aic3 =20 @@ -130,6 +131,7 @@ allOf: enum: - apple,t6000-aic - apple,t6020-aic + - apple,t6031-aic3 then: properties: '#interrupt-cells': --=20 2.54.0 From nobody Sat Jul 25 17:35:17 2026 Received: from fhigh-a8-smtp.messagingengine.com (fhigh-a8-smtp.messagingengine.com [103.168.172.159]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DB5CA3EF646; Wed, 15 Jul 2026 09:12:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.159 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106737; cv=none; b=Nti8lzajI0BT0IQxm04lbNCDzq/s5JCjjNc5UWfAVt3qt+SB3CJUTXZVRcElAtUxXIt+o3Mq4+vRZedTBcqE1B5HEoMQO+1JyY+DPyP9EAkKoFxs4a0BVG/RVO2tgtodU1oWj2VLbiU3sVkBoPKJDnd8ZUdt9Nt6RGhiTxjFBlg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106737; c=relaxed/simple; bh=S26aWssmrcL04fggmWOi1VbjBZkaSi2GWBxk3WpTUnQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PbjIyhN9ATKgl4qDoej/0753NRgROD4XAgM+Hh+ZThy1GgErLWbJ5jSC1S4/Qzh5O1iTa1gTL51Kiw+ZWR7/fHvBHupeKEuRCoDx6cRYBXHby0EE45iK4vQqXBQ5ubX+nPaMAd8+gi/UZI5juOucHfvG4+5an2Vj56cYCaOtfeA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=AbUl8UD0; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=OLPX7VFG; arc=none smtp.client-ip=103.168.172.159 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="AbUl8UD0"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="OLPX7VFG" Received: from phl-compute-04.internal (phl-compute-04.internal [10.202.2.44]) by mailfhigh.phl.internal (Postfix) with ESMTP id 795FC140015E; Wed, 15 Jul 2026 05:12:07 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-04.internal (MEProxy); Wed, 15 Jul 2026 05:12:07 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm1; t=1784106727; x=1784193127; bh=f4HRh2PONW6e6WBYwL+bRJGF3U1xDlt9qqHYqQt/mB8=; b= AbUl8UD0NKu0OJyWD2u4Q1XAwtNEdC9yQh7MV8VOWaZb1LYUEDfX+1rAlxOrh4Vb j2RNLCfkpcLpzfyxUJwSX686NLAqU7UyJq9c/3dbJwrACF49rNXFCxJl8aBMjWOS dxV7std0EMPdlaOCJDXfeikIwjSdg30RZIIinIj9UAEI+D3Rc21dIgAUWH2tYVE3 tk2uRkjlUHVQ36ro2sGgTYVi/AgJh04zcHHUKpyqV9ggAhNBNL52k1C513E+YqQ8 Fv1+lkG8NzwBvAReQaJrbgT3epZ1oy8PMBPl/GLQHkwi0Rc87GjRaegxjDQZzpYn 14PUPNjW4lm21592UCQGAA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm2; t=1784106727; x= 1784193127; bh=f4HRh2PONW6e6WBYwL+bRJGF3U1xDlt9qqHYqQt/mB8=; b=O LPX7VFGuOC6Sabc6EiWqbwywGNxJAKeQv/iUKJBCHPMDSg9C1bhPYoUzRoNNYHmB m+DoecJrZCNbQICdPzNfGJiz31YKE/NuoEww6r8u+WVhmS1dCesUOG6VVQY0jrYp B2e/nvZViNfvR+8S+qHum82Rk2sOrDutBaDaniMaBatlSowIuB/HzAjUNwYE2UEd VPsr2L4Wnl9H8vKQ+G49jlsRP9DxM4cyQHKdvptOHwajaEMiEknixXDlrpQnLuRa QP1gbQ/CVbltj1nRPDzgUZqPZeUdk+h8zrebA6ga/XU1in4QFXMZB5GhqGWxR4AZ kV4RbLRrkR8qU2mkPuMfA== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTEW04HtTf+zNef7m5r/Wybx1ydSPmxeGPzAYI5SWVBIt9NF+gliEmmzRtNMmeyncy 0yH12g4gcKN4bwgQ9/fxkVDLkA/oJQKBqhvmVPbO8YzIkt35ekG+/k0lN1XR1RUOe2vlYy 9oh0a9s2MeN7rHW5UMydYFPb+rmR89Xmz+kCkWxhD+fm56RfXxSYKM4k+nBq3+TLUtm39d wb/YON6eLtDPA751fCTGB9EwOodztE2RbFbzkkek/KiqmBaiq89taQ8SgYyX4XMGIxWBrs FEpjBwG/7g2vXO1BGnw4zPV7vNeivmHu8Q5ocRpo3auKeu4wiZy38k1ASmncIsKxkpduQg Sxbztx1UCoyZBkFI5KZinpRhQoaodwh5fddm255XUArpeSXsIP7tbP9guhW4USnO88izTC hBtl/WqWYmCrHUY0LzIt3tGKSuHG/JCP3jSVr3tpxcd5kzJlzqy7oo4zd0A/KdkK1osBFi tOSKvVNQN7i1khBs9f9/8tHJGPKD7E0/b93LcyimE2XDY4clHatfp8coTbKCJAtZhMXyNN O8/jhYE/G0xSEcHLxN65l7l1Hvz4hY41/BTHsXN+4EovuiPLQj3frD029ldR5ESC2QG5O+ kyTEQQZlBcsJgxZ0bZaggS5GbKz62RnR5uQZDp2FbSLokfGtKEVtJrzsBlAQ X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 15 Jul 2026 05:12:06 -0400 (EDT) From: Janne Grunau Date: Wed, 15 Jul 2026 11:11:51 +0200 Subject: [PATCH v2 04/10] dt-bindings: arm: apple: apple,pmgr: Add t6030 and t6031 compatibles Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260715-apple-t603x-initial-devices-v2-4-df65b2485710@jannau.net> References: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> In-Reply-To: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> To: Sven Peter , Janne Grunau , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Wim Van Sebroeck , Guenter Roeck , Andi Shyti , =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= , Sasha Finkelstein Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, linux-i2c@vger.kernel.org, linux-pwm@vger.kernel.org, Conor Dooley X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=999; i=j@jannau.net; h=from:subject:message-id; bh=S26aWssmrcL04fggmWOi1VbjBZkaSi2GWBxk3WpTUnQ=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqxwvxsKZ7apZAV+ZFrXcq25mfn+0v1nt+Wnpzq9/lLI+ bf3fuTCjoksDGJcDJZiiixJ2i87GFbXKMbUPgiDmcPKBDJEWqSBAQhYGPhyE/NKjXSM9Ey1DfUM jXSMdYwYuDgFYKp33mf4p2jj8P7sH5+0eBXLM49mzPm5/aBDM8OK8wlTs/655vptCGRkaNtjd8S 3JG+Zj+nP3LDt7Y0vXh/7sOF+RE/FxKCcmsPZDAA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 The block on Apple M3 Pro, Max and Ultra SoCs is compatible with "apple,t8103-pmgr". Add "apple,t6030-pmgr" and "apple,t6031-pmgr" as per-SoC compatibles for M3 Pro and M3 Max and Ultra. Acked-by: Conor Dooley Signed-off-by: Janne Grunau --- Documentation/devicetree/bindings/arm/apple/apple,pmgr.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/apple/apple,pmgr.yaml b/= Documentation/devicetree/bindings/arm/apple/apple,pmgr.yaml index c67b67ba065a..1d2001836eb4 100644 --- a/Documentation/devicetree/bindings/arm/apple/apple,pmgr.yaml +++ b/Documentation/devicetree/bindings/arm/apple/apple,pmgr.yaml @@ -38,6 +38,8 @@ properties: - items: - enum: - apple,t6020-pmgr + - apple,t6030-pmgr + - apple,t6031-pmgr - apple,t8122-pmgr - const: apple,t8103-pmgr - const: syscon --=20 2.54.0 From nobody Sat Jul 25 17:35:17 2026 Received: from fout-a8-smtp.messagingengine.com (fout-a8-smtp.messagingengine.com [103.168.172.151]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 12E2B3F44FC; Wed, 15 Jul 2026 09:12:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.151 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106736; cv=none; b=eK3S/1rd8ZyN+7+RFg53eE3Y3pWX8OpU2vvFpEcuL8Syn99XnvPXFT5ewdcyIyYXhX0jna7+qaTKlgo8X4THhUNXUCKGuxV92fZKmzErzG7Ue/BcvhB4GMpkKu289MY4xordfyvzIQ3gDs85cGLHM6KimcFKJj4ccD34U/elv3A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106736; c=relaxed/simple; bh=xaQwy2F8TJw7lpUgqNA+WjqJAIV4pUnYELH8HbbUMzw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=S6MPy1HxIPZgQ0fb40Cqruq8bQFSuhtMG5qtp7K/L+y4lpt2eRlC19WXHZTGyL2hPxyznyd01cjXRQEBaF8h6JIvPkTftVcpfRor9+87Rp2VFgL9++Dt7dAhsVnGh4Gl3WnfWwTHxwVs/yIkaQIhwY68C+9RJG6dzuHo6rjVQPY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=BXMbElBV; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=BnPtqboi; arc=none smtp.client-ip=103.168.172.151 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="BXMbElBV"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="BnPtqboi" Received: from phl-compute-02.internal (phl-compute-02.internal [10.202.2.42]) by mailfout.phl.internal (Postfix) with ESMTP id 407BBEC01EB; Wed, 15 Jul 2026 05:12:09 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-02.internal (MEProxy); Wed, 15 Jul 2026 05:12:09 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm1; t=1784106729; x=1784193129; bh=sX2YhaiL1OaBEzTxmNH0cLCppiEDR4r4H1OmjjhusSE=; b= BXMbElBVzxKSF+VXm+7pUA2QUopHRrhLo+EzMIuNGl/zClMftr0to67DJtfNgSp8 uCLH4Tninm/FHHtfbtohTjtB3ix6yV6S+/pVCeUeyjG52cISakbpw4hHW//gMfIq onRTtonq3BLjmSrh4epkSTxbBxO4WxLG05g8SFXHxXmebAHn6Ou8JHz39a6iDXlz 2jWaFWGwNaaiybBUELQ57oSOfxADyox4G9BhcUxCdf0ucOLo5kBjISzb2+Xed9oG hjHmfhPKvyQ0skKhxw1ojH7pVyhl2vA8zcSkQvXrI0Vf5Be+NusI+1r8qySSreW9 YTGPcR3CVhs74K3/a0gG2g== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm2; t=1784106729; x= 1784193129; bh=sX2YhaiL1OaBEzTxmNH0cLCppiEDR4r4H1OmjjhusSE=; b=B nPtqboi+OrhDfjoa3YfFbB2tSI8s8fUzmOBgwRgVHSFPOjzYRlHIsN24MSp86ynp mc8SpZpapCSNZqseM8VJUWiHff3DGAedokF0k8va0TeIRyqGA0F5Nz/mB0VXB5UX 050c2y4RQMtHuGq6VlsRSPhO/9PHqHscupWgpDcUjyyaddiEj5kIneGUOZNdTO+w +WXUzzGMGQ+6K4WMwdEuOQ7PcOKULVKEex1IoSwGQ9yKWkcPw4IAKskYM2s6X4tA LJcNPoBjdlYR0TJgCmHUyaRoJM6r54m92FCQ6wOWdeguJ24b2W4bxTSNokKrCO96 ZTFSDgQoJUECYZj+jvjPg== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTEW04HtTf+zNef7m5r/Wybx1ydSPmxeGPzAYI5SWVBIt9NF+gliEmmzRtNMmeyncy 0yH12g4gcKN4bwgQ9/fxkVDLkA/oJQKBqhvmVPbO8YzIkt35ekG+/k0lN1XR1RUOe2vlYy 9oh0a9s2MeN7rHW5UMydYFPb+rmR89Xmz+kCkWxhD+fm56RfXxSYKM4k+nBq3+TLUtm39d wb/YON6eLtDPA751fCTGB9EwOodztE2RbFbzkkek/KiqmBaiq89taQ8SgYyX4XMGIxWBrs FEpjBwG/7g2vXO1BGnw4zPV7vNeivmHu8Q5ocRpo3auKeu4wiZy38k1ASmncIsKxkpduds Sz8A4CKJFCiNQSm3kK66GT9x6nAm4tRGkzoQSFgZBb0hzEXbNp22UywqQQzvdm9uAm1qVq f6QOq1bWoZGzhL8pq5AWQw6uq0EGVSHYpqmR9uEpjcRxXRGSPzxRYyirWWdrpKol6LEp3Z XhZB0DkfiL3s3SNCE3oKYYClqFhG3qC2aMpWia4MZMsT7P0SUocfAXExVNAPUtiQm1ITtw mNQkl8lyLQujN4Wh7gaQ0WjPnjTSQY/C4OC4OPCKlyrCa8yi1r9ZZReamkpFw5jLGC4Bfy TEF5JTDDcOaR9AT8oZXnjfyseuVhT4qL18+WJhS4NLwbzHj1qflVZZJXMfgw X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 15 Jul 2026 05:12:08 -0400 (EDT) From: Janne Grunau Date: Wed, 15 Jul 2026 11:11:52 +0200 Subject: [PATCH v2 05/10] dt-bindings: power: apple,pmgr-pwrstate: Add t6030 and t6031 compatibles Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260715-apple-t603x-initial-devices-v2-5-df65b2485710@jannau.net> References: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> In-Reply-To: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> To: Sven Peter , Janne Grunau , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Wim Van Sebroeck , Guenter Roeck , Andi Shyti , =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= , Sasha Finkelstein Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, linux-i2c@vger.kernel.org, linux-pwm@vger.kernel.org, Conor Dooley X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1093; i=j@jannau.net; h=from:subject:message-id; bh=xaQwy2F8TJw7lpUgqNA+WjqJAIV4pUnYELH8HbbUMzw=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqxwvxu/ebWqG8zfqFy5sMewa7G941yFL2/W9HL/qrsZf uVkpqhPx0QWBjEuBksxRZYk7ZcdDKtrFGNqH4TBzGFlAhkiLdLAAAQsDHy5iXmlRjpGeqbahnqG RjrGOkYMXJwCMNXfQxn+p5TJvV4XXXWn50Ou7d2AnQWJ7oV/by/mZtDL5fy9yTX7LyPD5GdKTm8 3HOiOXsL9w609P+NjngOX7daWA6uyt/FErI7gAwA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 The pmgr-powerstate registers on Apple M3 Pro, Max and Ultra SoCs are compatible with "apple,t8103-pmgr-pwrstate". Add "apple,t6030-pmgr-pwrstate" for M3 Pro and "apple,t6030-pmgr-pwrstate" for M3 Max and Ultra as per-SoC compatibles. Acked-by: Conor Dooley Signed-off-by: Janne Grunau --- Documentation/devicetree/bindings/power/apple,pmgr-pwrstate.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/power/apple,pmgr-pwrstate.ya= ml b/Documentation/devicetree/bindings/power/apple,pmgr-pwrstate.yaml index c9be097cfba0..e269f433524e 100644 --- a/Documentation/devicetree/bindings/power/apple,pmgr-pwrstate.yaml +++ b/Documentation/devicetree/bindings/power/apple,pmgr-pwrstate.yaml @@ -45,6 +45,8 @@ properties: - items: - enum: - apple,t6020-pmgr-pwrstate + - apple,t6030-pmgr-pwrstate + - apple,t6031-pmgr-pwrstate - apple,t8122-pmgr-pwrstate - const: apple,t8103-pmgr-pwrstate =20 --=20 2.54.0 From nobody Sat Jul 25 17:35:17 2026 Received: from fout-a8-smtp.messagingengine.com (fout-a8-smtp.messagingengine.com [103.168.172.151]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2600B3ED5AE; Wed, 15 Jul 2026 09:12:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.151 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106737; cv=none; b=bMlVBDc+9B19mFp/mS9ll4hUjGmmvdHl3Oi4KRbenXaDrHiCsqA9hehi4FOZX1CkiqUCfiXzvLsRrdYhG5Im8cVDJSvN8NWWAkiv8qE6KMT9Tc16BX7hKrEOrfAOm9cdQ5SsnfmDrw0641o8+g8TZbHRq0ot2BeR13wW/WLPSZM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106737; c=relaxed/simple; bh=POzZ04ii3oXGYWWZpjbkyxhYQFzbHUY/uXqN7MGTeek=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=OjA5HOc3J9N1/RMEDvNF7Ro4SsQrrJu1KYVGcwlEDfqAM7l7sTve4gkQDyGpgr+7KjPMnuJvWQ9EdodDHDDYERD34wz8D6jg5bR8YoPXaJVlFYzXpoD/LBopI0hV9MbAUUafqYKS5u3SVbj8nrVhDJbOpk4sgFbMqPwidynokdA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=KgSZLgQ4; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=ZUlFh2+T; arc=none smtp.client-ip=103.168.172.151 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="KgSZLgQ4"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="ZUlFh2+T" Received: from phl-compute-05.internal (phl-compute-05.internal [10.202.2.45]) by mailfout.phl.internal (Postfix) with ESMTP id EF2BBEC01E9; Wed, 15 Jul 2026 05:12:10 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-05.internal (MEProxy); Wed, 15 Jul 2026 05:12:10 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm1; t=1784106730; x=1784193130; bh=XZ5pRocpsgstKptuIu98uX/SfHwckyMF0rK2V0V4Ggs=; b= KgSZLgQ4ryPyyKvJS/DpwTAt8FfY3z3qpDeNlQ86/fbN5LWO0LdDNc5zHwfc/Bql m9WDZOEn4GI87fBAk4K07FJsjC8Z2oLYbeH/Q46tfOQECEfagioudtTnVW/UDORb Mji5WzFGX/tyb6sRC4NeIkIF9XdEnaN4H6XE/r1r8g/bB15COSVKXSFUX9mJU2MT UBdvlEJri6de67rc7QIVK19rWCx8RLQY/cTeJC1iDHlKSNwkaO7gudSYXKXO4Iyj tfYALFhUuXknhRIoBistt8JzUqmulCemoEy1lTlWwAPTy6hiUp5LjhWELO46EkZa QYbyyxJ1lSRzf9Eqe4ICVw== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm2; t=1784106730; x= 1784193130; bh=XZ5pRocpsgstKptuIu98uX/SfHwckyMF0rK2V0V4Ggs=; b=Z UlFh2+TVLfTyMJLXfOfIPYqWhL9EiN6a8mNNiLS5BgEepas7efXqTB/uQZ4MojHv GEzeCBjO17dA/kp7HGKhhWthe5Ay+cujOmY2iSpJanfnib7QhX9eHuHCABzjep82 VhAOdO2QEPI5ZPKj8FSONrshqEPgWNOD6q5t5Rb3gfpGsaGK0dv6tM+uNqjNKcV4 aOsjS3uM9Ab69m1xEFuhKmhvFSuaBFxr/UarLun+rucMqnif1uLqnsNiCM4eCaas jgE+AGaQfQ2Vm6TAEU0Hc+phMzqXLbH7WF33dbDKWYfMQ+PNGNEY8rxq3Yz5n4WE Wep0FWoLX+LmL26SO/JOQ== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTE2gDmfm1f6JjZkdn8uZ/rUQZlkWDZUpUKyAVOd2MB7mZhO+ei+CjakzAhEidYyF9 sKbn8PGdq7v3gVNOAFzU7/WDZWt7tlbE876eNZ32SeWzbxFEIvL2gJxeQJl9pKwboBz3Ke Qugf2EMcZZlhegCxqaqjkexOH2Gt3Ie89hnBCSZa/9Tjwqlsy4JfLoQK6N93BBlsgvYG08 7yIq2nMuPqZMpdMJtN6GbqcV/Mv4qMXYSX6pQ1bnUYrqDaDpjI1rNTNMAeVqkiUbfWJa0T mGfpuNdz9wsESMTL1AY4qJYTG3ikjrFEuoPXuyfgYFxG+Yszs3snNBLQ8fyiLcakyJ7KTP Ko9J3O713exSORAhA6SYGXYUZYq/80ukvaMG+vWo2zykQ2hpjKXUoUoJOj5IpACDUeH9Xl K/jPXoN6ftiZmu/FMXxC5LmP2bpraio41HBg5GQLoz4msdtqzu9LlrKxx50ur0FdwTqrFu bXd5FCy5f7TLr0atSaQl/EDX1XcG2vH+Y3aM1Hz2kMVIzs7cdqK3eUwa6JEEtVbTgG7rJM za84z8qnZ00Fv+IL6gLZwcusWS5RFPX+tUT6R0pQTa7bQYQbvFGq3d1rUJTKsMQCf5ZXLL P/tS48Q8cSD4+XEDOcWtYF6o4QKFHAAvM1AzT40XqO8Qm3TxuceD5FYS3akQ X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 15 Jul 2026 05:12:10 -0400 (EDT) From: Janne Grunau Date: Wed, 15 Jul 2026 11:11:53 +0200 Subject: [PATCH v2 06/10] dt-bindings: watchdog: apple,wdt: Add t6030 and t6031 compatibles Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260715-apple-t603x-initial-devices-v2-6-df65b2485710@jannau.net> References: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> In-Reply-To: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> To: Sven Peter , Janne Grunau , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Wim Van Sebroeck , Guenter Roeck , Andi Shyti , =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= , Sasha Finkelstein Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, linux-i2c@vger.kernel.org, linux-pwm@vger.kernel.org, Conor Dooley X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=982; i=j@jannau.net; h=from:subject:message-id; bh=POzZ04ii3oXGYWWZpjbkyxhYQFzbHUY/uXqN7MGTeek=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqxwvxu3WH79Tp46yb31h0NEjo7R31jeh7aH62+vtBU8d dbYv86pYyILgxgXg6WYIkuS9ssOhtU1ijG1D8Jg5rAygQyRFmlgAAIWBr7cxLxSIx0jPVNtQz1D Ix1jHSMGLk4BmOpIe0aGa1uy9bsSX0zzN3XXmHNBYuf+845C+721l7ayTLq2pLfgGMN/r5m7te+ z+B+o3nro94pa+RLBvd+eXKkoWvWXS8duKfNSXgA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 The watchdog on Apple silicon M3 Pro, Max and Ultra SoCs is compatible with the t8103 (M1) one. Add "apple,t6030-wdt" for M3 Pro and "apple,t6031-wdt" for M3 Max and Ultra as per-SoC compatibles. Acked-by: Conor Dooley Signed-off-by: Janne Grunau --- Documentation/devicetree/bindings/watchdog/apple,wdt.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/watchdog/apple,wdt.yaml b/Do= cumentation/devicetree/bindings/watchdog/apple,wdt.yaml index 845b5e8b5abc..bef8255022fa 100644 --- a/Documentation/devicetree/bindings/watchdog/apple,wdt.yaml +++ b/Documentation/devicetree/bindings/watchdog/apple,wdt.yaml @@ -18,6 +18,8 @@ properties: - items: - enum: - apple,t6020-wdt + - apple,t6030-wdt + - apple,t6031-wdt - apple,t8122-wdt - const: apple,t8103-wdt - items: --=20 2.54.0 From nobody Sat Jul 25 17:35:17 2026 Received: from fout-a8-smtp.messagingengine.com (fout-a8-smtp.messagingengine.com [103.168.172.151]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F00123F4853; Wed, 15 Jul 2026 09:12:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.151 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106741; cv=none; b=XkcFYmlQjc7NJrE+nEzXIMQilZ8XPbRq7mql4vCiHMX+N+C09DMndK0FRaq8YsjRnMxVHGPO9U0WkJ/wgjAI41TfK9m7v8dj7joS8oB4XuK4RsEj9DtlorT6lO9+U6TBJ+4eWu28kJ8gna3qcVGnfwHrwe8RAp0Aypvz3Y1tE4c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106741; c=relaxed/simple; bh=+Z+vDT5+Q+hqSjcKRrJYe+eTksVcbkAkmGk4lrETmLo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=WsQju+vCiBJJtTKzt5ifIwlujp4+fBRnl7QZe7aiTGJLsTGPY14pGEEm1loM/pKpA5VVSP6d186YAsICXLwd6AwL5bkHNetFzLzSpjBcYPi2gd1/2QMmZLRP2fewhpudfwQYYftX/oJWYuaM86PfJx2wVwgxxFVEZT4yO0Zc2OE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=gKEGHd9k; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=AoFdJSet; arc=none smtp.client-ip=103.168.172.151 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="gKEGHd9k"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="AoFdJSet" Received: from phl-compute-06.internal (phl-compute-06.internal [10.202.2.46]) by mailfout.phl.internal (Postfix) with ESMTP id EA432EC01EC; Wed, 15 Jul 2026 05:12:12 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-06.internal (MEProxy); Wed, 15 Jul 2026 05:12:12 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm1; t=1784106732; x=1784193132; bh=5BTmpGAAJIGxFJa3QZUQ84cSW7EHGx2SH3vpZ10Sshg=; b= gKEGHd9kRH83Cpz2+lX32RqM8hRCityf/8yrLF7Xa1rrQ++qby6ApG4eHLkF+0LL Sue4vt4V12pY56CESlAgfu2p0CKTFhaf3sOUBSp0MLSqu8T6SSI+XZyoutkOFnkU byWaR/Fr7h+nvkoIOdVsFwzG/VdHjaPe0Y4pglVYgnh8/rartNIrDcdKMsBSSfXd zuGuVAEbti39/ZVepNEl5DEeDcdli5WSyn1J/QFsRPYVwW39gjUhK+eF/iK/zgQD h4i6JJYqKWCijVe+PttS7wKnZ4OSoJ3pE38JG+VLptMXHssdYyM47jP52A5CbWxZ Y5E+qeQooMmazT6yLkxgiw== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm2; t=1784106732; x= 1784193132; bh=5BTmpGAAJIGxFJa3QZUQ84cSW7EHGx2SH3vpZ10Sshg=; b=A oFdJSetKA/d0yA2OP9CIEeqMZ97p7OkdgBncwuDWGEPWeBmbaRFRXZRD54hyNiHk lu/xpKpbJ3QmzBTKKrNgnNGGGxoaz8u/pOKdx6IgIGQjwoxzkQfKk+0P3M57E6lN eHh894gkG/LIlqIFWkZw74zOGtJCD3KLc4oBLsNVPUP4pXQvdzWwoEIBvQ5aPm+z 2PgzFLUXM3bXNgKiDe1sv5jxe0vnf6wl2oB6U1WPhGr3tnvhg4uSxSsZTWfAKll+ e5Yi6e/UmZ0qSIGLeIwI9xDGumTHa6rvjP629/KZLBkBul/Z8T0pqSPKX6DdnvCH qlMTKImTL4DjrR2qnEwRQ== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTGbEfTGVuHxOJuyKCFvk6zsdjnpTYAj03akCpyfO8+qFj/r9fUNl/dlR0wUY4Tkjz N8whbTOR/VZbolzdOo7RwWDDl+GFFDRX6xEYLButw8EkfRcs+qKzpAB3eI9bWeGQ+KZjDf vUjxxEC419LJG0p4lk+H/82r2oPAXONqCfgFlRnkrVqzMF3n4ZpgAOgs+drcWhplhSKo2V cExiHLUTnIX3eCBvpYgjx7OAUYt6zgl+tNWD/OKuHEYmIxB1ztf6XbODt0covZvJzlkiHE Y7hBjEUjZIPYOrZGRddUvW/Z6GPlxjye25BjJzBJOTpI0FPf5NjIM46nLCzefle7QRZCDb ZNVylJNjHCMYzMSzdYrbAQqyCjt1rHoy7JILcd2QYZSB81vTbgEa7qCV4SE66u+P9AE24F cbjwqCyV9pk2JDQrpUR9luietPVOcxUizCV/zHCX5Ycdzd68zF6fUkpW+T1zRt2W8w9FMe 2DAgAU0anlO9KAZodZ2vaUG5M7ayMK+yRVmxRZu1qVVUkNe3HP6Eecz34PRg0kdrluqvVE KGF6giEbxec50ulr54BiRfO5BYs36TysYTd94vAWYJhhf4jdZd83Eqb98KyFOMcwD/HkXS ecqk8LkUbIfKBCRkhpx52bUDUb0R8FBmgOrADJswvhl/X1zpidffjLXXAc4g X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 15 Jul 2026 05:12:12 -0400 (EDT) From: Janne Grunau Date: Wed, 15 Jul 2026 11:11:54 +0200 Subject: [PATCH v2 07/10] dt-bindings: i2c: apple,i2c: Add t6030 and t6031 compatibles Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260715-apple-t603x-initial-devices-v2-7-df65b2485710@jannau.net> References: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> In-Reply-To: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> To: Sven Peter , Janne Grunau , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Wim Van Sebroeck , Guenter Roeck , Andi Shyti , =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= , Sasha Finkelstein Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, linux-i2c@vger.kernel.org, linux-pwm@vger.kernel.org, Conor Dooley X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=959; i=j@jannau.net; h=from:subject:message-id; bh=+Z+vDT5+Q+hqSjcKRrJYe+eTksVcbkAkmGk4lrETmLo=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqxwv5vdzbYJfD/KcuumzfXZXmDOzxRw86FjY3Xthc/d5 3/qLbrXMZGFQYyLwVJMkSVJ+2UHw+oaxZjaB2Ewc1iZQIZIizQwAAELA19uYl6pkY6Rnqm2oZ6h kY6xjhEDF6cATHXNOkaGJz091Vz2x9IvfjLgnhwZnDQnd/3Cn/7HRQMurBQyc+0OZWRo/lD89/U D8XRWJSnnGzUTl7z4WmxRmH32zaWJzc27GaIZAQ== X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 The i2c block on Apple silicon M3 Pro, Max and Ultra SoCs are compatible with the t8103 (M1) one. Add "apple,t6030-i2c" for M3 Pro and "apple,t6031-i2c" for M3 Max and Ultra as per-SoC compatibles. Acked-by: Conor Dooley Signed-off-by: Janne Grunau --- Documentation/devicetree/bindings/i2c/apple,i2c.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/i2c/apple,i2c.yaml b/Documen= tation/devicetree/bindings/i2c/apple,i2c.yaml index 9e59200ad37b..d39f5e3f1df4 100644 --- a/Documentation/devicetree/bindings/i2c/apple,i2c.yaml +++ b/Documentation/devicetree/bindings/i2c/apple,i2c.yaml @@ -24,6 +24,8 @@ properties: - items: - enum: - apple,t6020-i2c + - apple,t6030-i2c + - apple,t6031-i2c - apple,t8122-i2c - const: apple,t8103-i2c - items: --=20 2.54.0 From nobody Sat Jul 25 17:35:17 2026 Received: from fout-a8-smtp.messagingengine.com (fout-a8-smtp.messagingengine.com [103.168.172.151]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 058A43F54B6; Wed, 15 Jul 2026 09:12:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.151 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106740; cv=none; b=j9Bgko/NEoyRBKQF1vBqYrI8R0/HEi1bPMNALTazDBhrptnsGnL1nYgH37LHe/pJNEq7U90KKmDEN4mJzQzvvtvuF3RCG9HqCvDv6IVmIrXaktMgIt1tkMX9IyVKDjBlL5FqXw/NDg5Z34d2w1vuyKX9FtQKc2bCwsZD2aI4FBE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106740; c=relaxed/simple; bh=w+oFqPQZyO4mUC8Cq1D05yyJUaa6OXRaWufm8OBJuxI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=lv29WPsqn5wBEfDPTJl8xlFa8tmbSqAPPTXog4hDgcMtGuiQ5rFV43Hg8d5A66Xtcp5gwDUnZ0DofN4T4eTI0DtVJ3103XcC8pdJEOMaNzMeOOW2aypFJKPii+JZFzKkb4E0X8CoJxSbt1kirPfvgwy4UZysBJSlqm84QTJIo80= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=KpIr//Fc; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=BbAnhkqq; arc=none smtp.client-ip=103.168.172.151 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="KpIr//Fc"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="BbAnhkqq" Received: from phl-compute-02.internal (phl-compute-02.internal [10.202.2.42]) by mailfout.phl.internal (Postfix) with ESMTP id A53A4EC01EA; Wed, 15 Jul 2026 05:12:14 -0400 (EDT) Received: from phl-frontend-04 ([10.202.2.163]) by phl-compute-02.internal (MEProxy); Wed, 15 Jul 2026 05:12:14 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm1; t=1784106734; x=1784193134; bh=l5iJGCuDJqu0rB7KJB0ciLbI85LaXK0Thagu9DQ0mzk=; b= KpIr//Fc2K3H3eAFCjT/QhGb4umCLbu2k1G4vyU+1STAH+3JsFlOmBBfMc23xyCH WwYz4N9VEmM/A350SFp3qfrR+Wa4+k2aCmE6f5BmvHb5AJR1aKrd+yU4iyWEkNha xPeafVyP625XhX7x8gMcSb9R69eiyHWF2uP9LBKbT1N0sJuGuPo5MzOb+9jtIdxr C4rCGR7r1iGNwkghOR4MT5233+m9g4Rb7DulgM55SsCU+x4Qsyo/ZtFr5Bl0k7o+ 7hZI5jBFwy6JtxmLgzQ6BrdjGj5pnstpAZhhxx0wUPnPfBJt4n0hPpPsxMHd5ox/ YdITKNCiQe+mt/e4/Sq9kA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm2; t=1784106734; x= 1784193134; bh=l5iJGCuDJqu0rB7KJB0ciLbI85LaXK0Thagu9DQ0mzk=; b=B bAnhkqq4SM/LwrXIfdoAAY7ZlrO1J00NHY7iHA92WxNphWNsCl2MpJ1+AEFsEXML RM6BcbMwzRlUU1KSzXj8kkf7HmvoYmX23Od9/Y5tW9ny90JMxP3/3U52I319LNzk dsC7P9KqMvw5TZPkMqM5ia3qC0SY1ijBteel8TxzRTd+570XwVZqCxSU7WwOCIaJ BxAIR791R97/jz5AofyyV3ZCQnocqLco3/r4SxtE1z9A5h+CvPoyapKAZV4vpfAB G48kIijolARzM+pzZ2dz0gSrN9bSrCrnmD/Ozy17iUjoRYiT1yl6BTpDcq3vZniA fDTHlDGxsp+ILnhNeI1uw== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTFQ30NmwFVOxD18GR49RMUGPlt4wtzp6qHU+/Q42pWknwtU9lmQUE9J/cZRNpkV4h Oa1sghCZMC/sT0Wp9Ps62Q3CEBBPH+fXeRM2jIv/pxCbnWxTmCfjYxhLs6gUyptFQtahQg 67IeBYoRdxli1SD565JS4xBQPDun3OvepuQ5bB9X1WasfmG2hVK8nPeLrIdzdnOOmmmA9f PIazLxjdR/wAjDHKdm/2ofcNrC3j+9neQwuzsXzGBE0ZobeFRdNyisZom1ah6GKNJU8Tv/ W+zvxCnOsqb2dIlbPyff1onGFSTeckyn/bHUkdGMUwrZf5N2N3YlRAKwfrGfkUDwXQelEM oSZQzRU07pvbkiYJlvLTuHuY7IRM2Uy0xp1wBYaI3Wh7Y/LHZPn2k1GWlUiAlwvA4Vi7h/ ADoL52IS/1t6KwL5LVrWQFNInGgDKM5VERyVuuL3p5ccaTY+43jzTZn8RXlG/u63MDeKXE miXNS9gD+f25mj6tN5qeZQa+Zb5LXC1mWGLyPf1IRlay/6PB0rmajPqhJ28Tzop7k5DtbC LesPr/zkqfB5VUcA8z8ecIN3oyaOvKB4oEb/W0m6YFn2n9V+MyEKqBHy3opP2YG5LUjPjv y0jCimxTB5kU61RAYx0LpeAbRkdROQ/gD0jFt8eMT20JJkzlZWP2gY5O3iVQ X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 15 Jul 2026 05:12:14 -0400 (EDT) From: Janne Grunau Date: Wed, 15 Jul 2026 11:11:55 +0200 Subject: [PATCH v2 08/10] dt-bindings: pwm: apple,s5l-fpwm: Add t6030 and t6031 compatibles Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260715-apple-t603x-initial-devices-v2-8-df65b2485710@jannau.net> References: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> In-Reply-To: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> To: Sven Peter , Janne Grunau , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Wim Van Sebroeck , Guenter Roeck , Andi Shyti , =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= , Sasha Finkelstein Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, linux-i2c@vger.kernel.org, linux-pwm@vger.kernel.org, Conor Dooley X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=962; i=j@jannau.net; h=from:subject:message-id; bh=w+oFqPQZyO4mUC8Cq1D05yyJUaa6OXRaWufm8OBJuxI=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqxwv5tSUzpeaXmzxqbP0dmoJ/zZhSfb+dXMX4kRK8wud V04GXOwYyILgxgXg6WYIkuS9ssOhtU1ijG1D8Jg5rAygQyRFmlgAAIWBr7cxLxSIx0jPVNtQz1D Ix1jHSMGLk4BmOrJMYwMy2RYGs9Ozwg8M5/FWu1kcb+J5mLrQ7eKKm+uDhW3KNp4kuF/ri2H7dv Hn1+c91ies3bz1Br5R3/VitODvzcttpTVf+XFAwA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 The PWM controller on Apple silicon M3 Pro, Max and Ultra SoCs is compatible with the t8103 (M1) one. Add "apple,t6030-fpwm" for M3 Pro and "apple,t6031-fpwm" for M3 Max and Ultra as per-SoC compatibles. Acked-by: Conor Dooley Signed-off-by: Janne Grunau Acked-by: Uwe Kleine-K=C3=B6nig --- Documentation/devicetree/bindings/pwm/apple,s5l-fpwm.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/pwm/apple,s5l-fpwm.yaml b/Do= cumentation/devicetree/bindings/pwm/apple,s5l-fpwm.yaml index 25ef04b60ca1..dd95037ea5ee 100644 --- a/Documentation/devicetree/bindings/pwm/apple,s5l-fpwm.yaml +++ b/Documentation/devicetree/bindings/pwm/apple,s5l-fpwm.yaml @@ -21,6 +21,8 @@ properties: - apple,t8122-fpwm - apple,t6000-fpwm - apple,t6020-fpwm + - apple,t6030-fpwm + - apple,t6031-fpwm - const: apple,s5l-fpwm =20 reg: --=20 2.54.0 From nobody Sat Jul 25 17:35:17 2026 Received: from fout-a8-smtp.messagingengine.com (fout-a8-smtp.messagingengine.com [103.168.172.151]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5AC3B3F788F; Wed, 15 Jul 2026 09:12:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.151 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106753; cv=none; b=Yrwu2zY8+mbdSGXOOEtp17zpbgH/0sHFqEJDXENnuxaciFN75BNe+PrKdVWaNNbTW5WuRzx+Dl5f6JZwDlL0CA/E0NknrWQR3afvrEcbXpbDYGWF6OpixUTjvA+pUd/o3ob3koHana51KyH3BLgAgvbX7y8T0LqBQshTuwccQ/s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106753; c=relaxed/simple; bh=xHEOtEmLAkLickldX4IqOqLLl49AsXotUei6UV5cimI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=LB433gCfkqXtM1xjdPvCdvFkj4PJO3HJJPCYZqGabuYd+MePOZJuVySLMse+2Ki4o4Txy4D/ar2LpE88UtEhr631d/i+FfAfe0SrUSEK2gEPX6jfdimxX2mJp9GC2wKKVXILCOJ7Hz7A3x3VbArohMznCgsk+9ZmtgnRiq1xusI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=czMok5ub; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=Ic36e0Gk; arc=none smtp.client-ip=103.168.172.151 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="czMok5ub"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="Ic36e0Gk" Received: from phl-compute-02.internal (phl-compute-02.internal [10.202.2.42]) by mailfout.phl.internal (Postfix) with ESMTP id C0937EC01E7; Wed, 15 Jul 2026 05:12:16 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-02.internal (MEProxy); Wed, 15 Jul 2026 05:12:16 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm1; t=1784106736; x=1784193136; bh=IvuxmsPqq2Il/IRU3SRJDmQo2aJdssQk6XrfrMOe9AU=; b= czMok5ubRh6xB59V6O6khOf87+NjjdKp1Tz9AH1ujzGO9TWEiZm0C7BQQw68vcWT mWS2wb+iC/uXDwL0frbInR4n27yFzPbaNPFw1TvvqKcNml3AuV0S1YOmwZRlLPlA 130/6Uq92XhiHUJfbURkCc6pICvQmravJZWpFjwZZ2nzaY4znghbeuafdTMmoLVh 4pnwGQ/VpAckYb+8HeNocTFr5bjZTYTKPDQa8vEQ/ZWM4Gq5/BX9+Ptb2Jqe4sNz ntFgme+vt1Q6C2ByvGcczoO5l6xlocaq0l2WRRTgLF5NVEWLN19A8EOGoWlfc0hY BvOnmI/9FK+Hi2YSzUM39A== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm2; t=1784106736; x= 1784193136; bh=IvuxmsPqq2Il/IRU3SRJDmQo2aJdssQk6XrfrMOe9AU=; b=I c36e0GkYi0Wrr8I5DXgVfteYTTxM/dap7eLhngb0DJ/QN0LLGfNYnnVCgM3OYiU1 w+WPtfuKgL3w+hCR5EJ1UBk4D1Zwn2AjR0Oj4KEQkU4uQP71JmOwNoRpPmPSiNbq nEeBtze456ahUyAAUbGH/ooN3eNUaZVlzBNoiMcvaQa/8QX5sm6LYu3KHSdJRoIe Xhy+j0e65tdHa8P492V5b7dBVnzietHJyQm4xiEtuMXrMyxegGX/KYsm7mcQkT/V GZprMv/Nc/NpqfQ3FHY4vZgVDatolcHKw98uGS/jAGsgVO02SmaHDG63zpK2ct7L ehy4gVL2oMJeh2yC0QtVg== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTFQ30NmwFVOxD18GR49RMUGPlt4wtzp6qHU+/Q42pWknwtU9lmQUE9J/cZRNpkV4h Oa1sghCZMC/sT0Wp9Ps62Q3CEBBPH+fXeRM2jIv/pxCbnWxTmCfjYxhLs6gUyptFQtahQg 67IeBYoRdxli1SD565JS4xBQPDun3OvepuQ5bB9X1WasfmG2hVK8nPeLrIdzdnOOmmmA9f PIazLxjdR/wAjDHKdm/2ofcNrC3j+9neQwuzsXzGBE0ZobeFRdNyisZom1ah6GKNJU8Tv/ W+zvxCnOsqb2dIlbPyff1onGFSTeckyn/bHUkdGMUwrZf5N2N3YlRAKwfrGfkUDwXQelLI TiA29xL2AFFWLVhKqmE2Gqcj5ZBlP9AmsA+AQ6LpZyJD8xSbIuFt3EYJfOQWomBUPBgSPx wCPrUH1e2ROJj0HGPZmtvwshI11JJ94dQ68ajx0ywGmA12WQLTQabNRLyh8XT+9c1rTmCC veeJZ8WQTvQWd7jqHKNqkiytzT+UQjDQF78YPdAIuaXy5gyZ27x6iM0mXoCbmvvAnCtEf6 SQqUaHJdamwtqrvcSyi6XVTC/2i++8MU++u3RviEhPORMe80Q9osxjOwy3ThXWeeJd+593 T6FcBmAj/5TRQBln76owlywlC2peg+Bkzisgm0H0dMOeGMPxmcb5xOspZ4Hw X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 15 Jul 2026 05:12:15 -0400 (EDT) From: Janne Grunau Date: Wed, 15 Jul 2026 11:11:56 +0200 Subject: [PATCH v2 09/10] arm64: dts: apple: Initial T603[124] (M3 Max and Ultra) device trees Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260715-apple-t603x-initial-devices-v2-9-df65b2485710@jannau.net> References: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> In-Reply-To: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> To: Sven Peter , Janne Grunau , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Wim Van Sebroeck , Guenter Roeck , Andi Shyti , =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= , Sasha Finkelstein Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, linux-i2c@vger.kernel.org, linux-pwm@vger.kernel.org X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=114147; i=j@jannau.net; h=from:subject:message-id; bh=xHEOtEmLAkLickldX4IqOqLLl49AsXotUei6UV5cimI=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqxwv1uS3YcDbjT5/ivhzD/ne0lRQ47hXMPXbzoBjLuf6 Uj2zb/bMZGFQYyLwVJMkSVJ+2UHw+oaxZjaB2Ewc1iZQIZIizQwAAELA19uYl6pkY6Rnqm2oZ6h kY6xjhEDF6cATPUWMUaGQzMz6ya4bM+68tDVWv9mdRzHvHjVI4oTVgcpSJ9+8jrVkpHh35JzvrN 3tDz/Jz+POSH084JVDMunrJs4dWp4lOWVxyLVDAA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Contains minimal device trees for all M3 Max and Ultra Apple silicon devices. Those are 14-inch and 16-inch MacBook Pros with M3 Max released in November 2023 and Mac Studio with M3 Ultra released in 2025. This does not include M3 Pro since it is separate SoC and not a smaller variant of the M3 Max contrary to the M1 and M2 generations. The smaller M3 Max variant (10 performance cores) has its own chip variant (T6034) but is clearly the same design as T6031. Besides fewer CPU performance cores and GPU cores it misses also on fourth of the memory controllers and thus has an aggregated bus width of 384 bit instead of 512 bit. Both M3 Ultra variants (28 or 32 CPU cores) are based on T6031 judging by the advertised memory bandwidth of 819GB/s. This uses the same multi-die macros as t600x*.dtsi and t602x.dtsi to support M3 Max and M3 Ultra without duplicating device nodes. Since the M3 Pro can't use the same .dtsi files "t6031*.dtsi" are used to define common nodes for T6031, T6032 and T6034. The device trees have devices nodes for CPU cores, timer, interrupt controller, power states, watchdog, serial, pin controller, i2c, PWM based keyboard LED illumination and the boot framebuffer. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/Makefile | 5 + arch/arm64/boot/dts/apple/t6031-base.dtsi | 297 +++ arch/arm64/boot/dts/apple/t6031-die0.dtsi | 197 ++ arch/arm64/boot/dts/apple/t6031-dieX.dtsi | 107 ++ arch/arm64/boot/dts/apple/t6031-gpio-pins.dtsi | 53 + arch/arm64/boot/dts/apple/t6031-j514c.dts | 18 + arch/arm64/boot/dts/apple/t6031-j516c.dts | 18 + arch/arm64/boot/dts/apple/t6031-pmgr.dtsi | 2400 ++++++++++++++++++++= ++++ arch/arm64/boot/dts/apple/t6031.dtsi | 48 + arch/arm64/boot/dts/apple/t6032-j575d.dts | 46 + arch/arm64/boot/dts/apple/t6032.dtsi | 416 ++++ arch/arm64/boot/dts/apple/t6034-j514m.dts | 18 + arch/arm64/boot/dts/apple/t6034-j516m.dts | 18 + arch/arm64/boot/dts/apple/t6034.dtsi | 12 + arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi | 66 + 15 files changed, 3719 insertions(+) diff --git a/arch/arm64/boot/dts/apple/Makefile b/arch/arm64/boot/dts/apple= /Makefile index 6fc3349a5842..a22b4a8068b6 100644 --- a/arch/arm64/boot/dts/apple/Makefile +++ b/arch/arm64/boot/dts/apple/Makefile @@ -87,6 +87,11 @@ dtb-$(CONFIG_ARCH_APPLE) +=3D t6021-j416c.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t6020-j474s.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t6021-j475c.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t6022-j475d.dtb +dtb-$(CONFIG_ARCH_APPLE) +=3D t6031-j514c.dtb +dtb-$(CONFIG_ARCH_APPLE) +=3D t6031-j516c.dtb +dtb-$(CONFIG_ARCH_APPLE) +=3D t6032-j575d.dtb +dtb-$(CONFIG_ARCH_APPLE) +=3D t6034-j514m.dtb +dtb-$(CONFIG_ARCH_APPLE) +=3D t6034-j516m.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t8112-j413.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t8112-j415.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t8112-j473.dtb diff --git a/arch/arm64/boot/dts/apple/t6031-base.dtsi b/arch/arm64/boot/dt= s/apple/t6031-base.dtsi new file mode 100644 index 000000000000..0bb7373b3f06 --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6031-base.dtsi @@ -0,0 +1,297 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Nodes common for T6031, T6032 and T6034 family SoCs (M3 Max/Ultra) + * + * Other names: H15J, H15S, "Palma" + * + * Copyright The Asahi Linux Contributors + */ + +/ { + #address-cells =3D <2>; + #size-cells =3D <2>; + + cpus { + #address-cells =3D <2>; + #size-cells =3D <0>; + + cpu-map { + cluster0 { + core0 { + cpu =3D <&cpu_e00>; + }; + core1 { + cpu =3D <&cpu_e01>; + }; + core2 { + cpu =3D <&cpu_e02>; + }; + core3 { + cpu =3D <&cpu_e03>; + }; + }; + + cluster1 { + core0 { + cpu =3D <&cpu_p00>; + }; + core1 { + cpu =3D <&cpu_p01>; + }; + core2 { + cpu =3D <&cpu_p02>; + }; + core3 { + cpu =3D <&cpu_p03>; + }; + core4 { + cpu =3D <&cpu_p04>; + }; + core5 { + cpu =3D <&cpu_p05>; + }; + }; + + cluster2 { + core0 { + cpu =3D <&cpu_p10>; + }; + core1 { + cpu =3D <&cpu_p11>; + }; + core2 { + cpu =3D <&cpu_p12>; + }; + core3 { + cpu =3D <&cpu_p13>; + }; + core4 { + cpu =3D <&cpu_p14>; + }; + core5 { + cpu =3D <&cpu_p15>; + }; + }; + }; + + cpu_e00: cpu@0 { + compatible =3D "apple,sawtooth"; + device_type =3D "cpu"; + reg =3D <0x0 0x0>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* to be filled by loader */ + next-level-cache =3D <&l2_cache_0>; + i-cache-size =3D <0x20000>; + d-cache-size =3D <0x10000>; + }; + + cpu_e01: cpu@1 { + compatible =3D "apple,sawtooth"; + device_type =3D "cpu"; + reg =3D <0x0 0x1>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* to be filled by loader */ + next-level-cache =3D <&l2_cache_0>; + i-cache-size =3D <0x20000>; + d-cache-size =3D <0x10000>; + }; + + cpu_e02: cpu@2 { + compatible =3D "apple,sawtooth"; + device_type =3D "cpu"; + reg =3D <0x0 0x2>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* to be filled by loader */ + next-level-cache =3D <&l2_cache_0>; + i-cache-size =3D <0x20000>; + d-cache-size =3D <0x10000>; + }; + + cpu_e03: cpu@3 { + compatible =3D "apple,sawtooth"; + device_type =3D "cpu"; + reg =3D <0x0 0x3>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* to be filled by loader */ + next-level-cache =3D <&l2_cache_0>; + i-cache-size =3D <0x20000>; + d-cache-size =3D <0x10000>; + }; + + cpu_p00: cpu@10100 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10100>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_1>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p01: cpu@10101 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10101>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_1>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p02: cpu@10102 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10102>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_1>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p03: cpu@10103 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10103>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_1>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p04: cpu@10104 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10104>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_1>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p05: cpu@10105 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10105>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_1>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p10: cpu@10200 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10200>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_2>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p11: cpu@10201 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10201>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_2>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p12: cpu@10202 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10202>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_2>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p13: cpu@10203 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10203>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_2>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p14: cpu@10204 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10204>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_2>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p15: cpu@10205 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10205>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_2>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + l2_cache_0: l2-cache-0 { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + cache-size =3D <0x400000>; + }; + + l2_cache_1: l2-cache-1 { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + cache-size =3D <0x1000000>; + }; + + l2_cache_2: l2-cache-2 { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + cache-size =3D <0x1000000>; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupt-parent =3D <&aic>; + interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; + interrupts =3D , + , + , + ; + }; + + clkref: clock-ref { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <24000000>; + clock-output-names =3D "clkref"; + }; + + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + }; +}; diff --git a/arch/arm64/boot/dts/apple/t6031-die0.dtsi b/arch/arm64/boot/dt= s/apple/t6031-die0.dtsi new file mode 100644 index 000000000000..e02c29e1d9f3 --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6031-die0.dtsi @@ -0,0 +1,197 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Devices used on die 0 on the Apple T6032 "M3 Ultra" SoC and present on + * Apple T6030 ("M3 Pro") and T6031 / T6034 ("M3 Max"). + * + * Copyright The Asahi Linux Contributors + */ + + wdt: watchdog@2a02d4000 { + compatible =3D "apple,t6031-wdt", "apple,t8103-wdt"; + reg =3D <0x2 0xa02d4000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + }; + + aic: interrupt-controller@292400000 { + compatible =3D "apple,t6031-aic3", "apple,t8122-aic3"; + #interrupt-cells =3D <4>; + interrupt-controller; + + reg =3D <0x00000002 0x92400000 0x00000000 0x1cc000>, + <0x00000002 0x92440000 0x00000000 0x4000>; + reg-names =3D "core", "event"; + power-domains =3D <&ps_aic>; + }; + + pinctrl_smc: pinctrl@2a4820000 { + compatible =3D "apple,t6031-pinctrl", "apple,t8103-pinctrl"; + reg =3D <0x2 0xa4820000 0x0 0x4000>; + + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&pinctrl_smc 0 0 30>; + apple,npins =3D <30>; + + interrupt-controller; + #interrupt-cells =3D <2>; + interrupt-parent =3D <&aic>; + interrupts =3D , + , + , + , + , + , + ; + }; + + i2c0: i2c@391010000 { + compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; + reg =3D <0x3 0x91010000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + pinctrl-0 =3D <&i2c0_pins>; + pinctrl-names =3D "default"; + power-domains =3D <&ps_i2c0>; + #address-cells =3D <0x1>; + #size-cells =3D <0x0>; + }; + + i2c1: i2c@391014000 { + compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; + reg =3D <0x3 0x91014000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + pinctrl-0 =3D <&i2c1_pins>; + pinctrl-names =3D "default"; + power-domains =3D <&ps_i2c1>; + #address-cells =3D <0x1>; + #size-cells =3D <0x0>; + status =3D "disabled"; + }; + + i2c2: i2c@391018000 { + compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; + reg =3D <0x3 0x91018000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + pinctrl-0 =3D <&i2c2_pins>; + pinctrl-names =3D "default"; + power-domains =3D <&ps_i2c2>; + #address-cells =3D <0x1>; + #size-cells =3D <0x0>; + status =3D "disabled"; + }; + + i2c3: i2c@39101c000 { + compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; + reg =3D <0x3 0x9101c000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + pinctrl-0 =3D <&i2c3_pins>; + pinctrl-names =3D "default"; + power-domains =3D <&ps_i2c3>; + #address-cells =3D <0x1>; + #size-cells =3D <0x0>; + status =3D "disabled"; + }; + + i2c4: i2c@391020000 { + compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; + reg =3D <0x3 0x91020000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + pinctrl-0 =3D <&i2c4_pins>; + pinctrl-names =3D "default"; + power-domains =3D <&ps_i2c4>; + #address-cells =3D <0x1>; + #size-cells =3D <0x0>; + status =3D "disabled"; + }; + + i2c5: i2c@391024000 { + compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; + reg =3D <0x3 0x91024000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + pinctrl-0 =3D <&i2c5_pins>; + pinctrl-names =3D "default"; + power-domains =3D <&ps_i2c5>; + #address-cells =3D <0x1>; + #size-cells =3D <0x0>; + status =3D "disabled"; + }; + + i2c6: i2c@391028000 { + compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; + reg =3D <0x3 0x91028000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + pinctrl-0 =3D <&i2c6_pins>; + pinctrl-names =3D "default"; + power-domains =3D <&ps_i2c6>; + #address-cells =3D <0x1>; + #size-cells =3D <0x0>; + status =3D "disabled"; + }; + + i2c7: i2c@39102c000 { + compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; + reg =3D <0x3 0x9102c000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + pinctrl-0 =3D <&i2c7_pins>; + pinctrl-names =3D "default"; + power-domains =3D <&ps_i2c7>; + #address-cells =3D <0x1>; + #size-cells =3D <0x0>; + status =3D "disabled"; + }; + + i2c8: i2c@391030000 { + compatible =3D "apple,t6031-i2c", "apple,t8103-i2c"; + reg =3D <0x3 0x91030000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + pinctrl-0 =3D <&i2c8_pins>; + pinctrl-names =3D "default"; + power-domains =3D <&ps_i2c8>; + #address-cells =3D <0x1>; + #size-cells =3D <0x0>; + status =3D "disabled"; + }; + + fpwm0: pwm@391040000 { + compatible =3D "apple,t6031-fpwm", "apple,s5l-fpwm"; + reg =3D <0x3 0x91040000 0x0 0x4000>; + power-domains =3D <&ps_fpwm0>; + clocks =3D <&clkref>; + #pwm-cells =3D <2>; + status =3D "disabled"; + }; + + serial0: serial@391200000 { + compatible =3D "apple,s5l-uart"; + reg =3D <0x3 0x91200000 0x0 0x4000>; + reg-io-width =3D <4>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + /* + * TODO: figure out the clocking properly, there may + * be a third selectable clock. + */ + clocks =3D <&clkref>, <&clkref>; + clock-names =3D "uart", "clk_uart_baud0"; + power-domains =3D <&ps_uart0>; + status =3D "disabled"; + }; diff --git a/arch/arm64/boot/dts/apple/t6031-dieX.dtsi b/arch/arm64/boot/dt= s/apple/t6031-dieX.dtsi new file mode 100644 index 000000000000..2e9d3d2e6dea --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6031-dieX.dtsi @@ -0,0 +1,107 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Nodes present on both dies of T6032 (M3 Ultra) and present on T6031 / T= 6034 + * (M3 Max). + * + * Copyright The Asahi Linux Contributors + */ + + DIE_NODE(pmgr): power-management@292280000 { + compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0x92280000 0 0xc000>; + }; + + DIE_NODE(pmgr1): power-management@292800000 { + compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0x92800000 0 0x4000>; + }; + + DIE_NODE(pinctrl_nub): pinctrl@2a01f0000 { + compatible =3D "apple,t6031-pinctrl", "apple,t8103-pinctrl"; + reg =3D <0x2 0xa01f0000 0x0 0x4000>; + power-domains =3D <&DIE_NODE(ps_nub_gpio)>; + + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&DIE_NODE(pinctrl_nub) 0 0 59>; + apple,npins =3D <59>; + + interrupt-controller; + #interrupt-cells =3D <2>; + interrupt-parent =3D <&aic>; + interrupts =3D , + , + , + , + , + , + ; + }; + + DIE_NODE(pmgr_mini): power-management@2a0280000 { + compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0xa0280000 0 0x4000>; + }; + + DIE_NODE(pinctrl_aop): pinctrl@2a8824000 { + compatible =3D "apple,t6031-pinctrl", "apple,t8103-pinctrl"; + reg =3D <0x2 0xa8824000 0x0 0x4000>; + + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&DIE_NODE(pinctrl_aop) 0 0 102>; + apple,npins =3D <102>; + + interrupt-controller; + #interrupt-cells =3D <2>; + interrupt-parent =3D <&aic>; + interrupts =3D , + , + , + , + , + , + ; + }; + + DIE_NODE(pinctrl_ap): pinctrl@2b3000000 { + compatible =3D "apple,t6031-pinctrl", "apple,t8103-pinctrl"; + reg =3D <0x2 0xb3000000 0x0 0x4000>; + + interrupt-parent =3D <&aic>; + interrupts =3D , + , + , + , + , + , + ; + + clocks =3D <&clkref>; + power-domains =3D <&DIE_NODE(ps_gpio)>; + + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&DIE_NODE(pinctrl_ap) 0 0 200>; + apple,npins =3D <200>; + + interrupt-controller; + #interrupt-cells =3D <2>; + }; + + DIE_NODE(pmgr_gfx): power-management@408e80000 { + compatible =3D "apple,t6031-pmgr", "apple,t8103-pmgr", "syscon", "simple= -mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x4 0x8e80000 0 0x4000>; + }; diff --git a/arch/arm64/boot/dts/apple/t6031-gpio-pins.dtsi b/arch/arm64/bo= ot/dts/apple/t6031-gpio-pins.dtsi new file mode 100644 index 000000000000..5e4727e357d2 --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6031-gpio-pins.dtsi @@ -0,0 +1,53 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * GPIO pin mappings for Apple T6031/T6032/T6034 SoCs. + * + * Copyright The Asahi Linux Contributors + */ + +&pinctrl_ap { + i2c0_pins: i2c0-pins { + pinmux =3D , + ; + }; + + i2c1_pins: i2c1-pins { + pinmux =3D , + ; + }; + + i2c2_pins: i2c2-pins { + pinmux =3D , + ; + }; + + i2c3_pins: i2c3-pins { + pinmux =3D , + ; + }; + + i2c4_pins: i2c4-pins { + pinmux =3D , + ; + }; + + i2c5_pins: i2c5-pins { + pinmux =3D , + ; + }; + + i2c6_pins: i2c6-pins { + pinmux =3D , + ; + }; + + i2c7_pins: i2c7-pins { + pinmux =3D , + ; + }; + + i2c8_pins: i2c8-pins { + pinmux =3D , + ; + }; +}; diff --git a/arch/arm64/boot/dts/apple/t6031-j514c.dts b/arch/arm64/boot/dt= s/apple/t6031-j514c.dts new file mode 100644 index 000000000000..c1507158325e --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6031-j514c.dts @@ -0,0 +1,18 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * MacBook Pro (14-inch, M3 Max, 16 CPU cores, Nov 2023) + * + * target-type: J514c + * + * Copyright The Asahi Linux Contributors + */ + +/dts-v1/; + +#include "t6031.dtsi" +#include "t603x-j514-j516.dtsi" + +/ { + compatible =3D "apple,j514c", "apple,t6031", "apple,arm-platform"; + model =3D "Apple MacBook Pro (14-inch, M3 Max, 16 CPU cores, Nov 2023)"; +}; diff --git a/arch/arm64/boot/dts/apple/t6031-j516c.dts b/arch/arm64/boot/dt= s/apple/t6031-j516c.dts new file mode 100644 index 000000000000..841b2bb10b06 --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6031-j516c.dts @@ -0,0 +1,18 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * MacBook Pro (16-inch, M3 Max, 16 CPU cores, Nov 2023) + * + * target-type: J516c + * + * Copyright The Asahi Linux Contributors + */ + +/dts-v1/; + +#include "t6031.dtsi" +#include "t603x-j514-j516.dtsi" + +/ { + compatible =3D "apple,j516c", "apple,t6031", "apple,arm-platform"; + model =3D "Apple MacBook Pro (16-inch, M3 Max, 16 CPU cores, Nov 2023)"; +}; diff --git a/arch/arm64/boot/dts/apple/t6031-pmgr.dtsi b/arch/arm64/boot/dt= s/apple/t6031-pmgr.dtsi new file mode 100644 index 000000000000..f80ee5f7ebcf --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6031-pmgr.dtsi @@ -0,0 +1,2400 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * PMGR Power domains for Apple T6031 "M3 Max/Ultra" SoC + * + * Copyright The Asahi Linux Contributors + */ + +&DIE_NODE(pmgr) { + DIE_NODE(ps_ispsens0): power-controller@100 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x100 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(ispsens0); + }; + + DIE_NODE(ps_apcie_gp): power-controller@108 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x108 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(apcie_gp); + }; + + DIE_NODE(ps_apcie_ge): power-controller@110 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x110 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(apcie_ge); + }; + + DIE_NODE(ps_apcie_st): power-controller@118 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x118 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(apcie_st); + }; + + DIE_NODE(ps_afnc3_ioa): power-controller@120 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x120 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc3_ioa); + apple,always-on; + }; + + DIE_NODE(ps_afnc3_ls): power-controller@128 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x128 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc3_ls); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc3_ioa)>; + }; + + DIE_NODE(ps_afnc3_lw0): power-controller@138 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x138 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc3_lw0); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc3_ls)>; + }; + + DIE_NODE(ps_afnc3_lw1): power-controller@148 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x148 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc3_lw1); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc3_ls)>; + }; + + DIE_NODE(ps_apcie_sys_gp): power-controller@158 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x158 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(apcie_sys_gp); + power-domains =3D <&DIE_NODE(ps_apcie_gp)>, <&DIE_NODE(ps_afnc3_lw0)>; + }; + + DIE_NODE(ps_afnc4_ioa): power-controller@168 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x168 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc4_ioa); + apple,always-on; + }; + + DIE_NODE(ps_afnc4_ls): power-controller@178 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x178 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc4_ls); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc4_ioa)>; + }; + + DIE_NODE(ps_afnc4_lw0): power-controller@188 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x188 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc4_lw0); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc4_ls)>; + }; + + DIE_NODE(ps_afnc5_ioa): power-controller@198 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x198 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc5_ioa); + apple,always-on; + }; + + DIE_NODE(ps_afnc5_ls): power-controller@1a8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc5_ls); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc5_ioa)>; + }; + + DIE_NODE(ps_afnc5_lw0): power-controller@1b8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc5_lw0); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc5_ls)>; + }; + + DIE_NODE(ps_afnc6_ioa): power-controller@1c8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc6_ioa); + apple,always-on; + }; + + DIE_NODE(ps_afnc6_ls): power-controller@1d8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc6_ls); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc6_ioa)>; + }; + + DIE_NODE(ps_afnc6_lw0): power-controller@1e8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc6_lw0); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc6_ls)>; + }; + + DIE_NODE(ps_sio): power-controller@1f8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(sio); + power-domains =3D <&DIE_NODE(ps_afnc4_lw0)>; + }; + + DIE_NODE(ps_disp_sys): power-controller@200 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x200 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(disp_sys); + power-domains =3D <&DIE_NODE(ps_afnc4_lw0)>; + }; + + DIE_NODE(ps_isp_sys): power-controller@208 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x208 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(isp_sys); + power-domains =3D <&DIE_NODE(ps_afnc4_lw0)>; + }; + + DIE_NODE(ps_sio_cpu): power-controller@210 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x210 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(sio_cpu); + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_fpwm0): power-controller@218 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x218 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(fpwm0); + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_fpwm1): power-controller@220 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x220 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(fpwm1); + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_fpwm2): power-controller@228 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x228 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(fpwm2); + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_i2c0): power-controller@230 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x230 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(i2c0); + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_i2c1): power-controller@238 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x238 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(i2c1); + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_i2c2): power-controller@240 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x240 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(i2c2); + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_i2c3): power-controller@248 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x248 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(i2c3); + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_i2c4): power-controller@250 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x250 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(i2c4); + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_i2c5): power-controller@258 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x258 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(i2c5); + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_i2c6): power-controller@260 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x260 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(i2c6); + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_i2c7): power-controller@268 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x268 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(i2c7); + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_i2c8): power-controller@270 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x270 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(i2c8); + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_spi_p): power-controller@278 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x278 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(spi_p); + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_uart_p): power-controller@280 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x280 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(uart_p); + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_audio_p): power-controller@288 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x288 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(audio_p); + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_aes): power-controller@290 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x290 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(aes); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_sio)>; + }; + + DIE_NODE(ps_disp_fe): power-controller@298 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x298 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(disp_fe); + power-domains =3D <&DIE_NODE(ps_disp_cpu)>; + apple,min-state =3D <4>; + }; + + DIE_NODE(ps_disp_cpu): power-controller@2a0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(disp_cpu); + power-domains =3D <&DIE_NODE(ps_disp_sys)>; + }; + + DIE_NODE(ps_spi0): power-controller@2a8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(spi0); + power-domains =3D <&DIE_NODE(ps_spi_p)>; + }; + + DIE_NODE(ps_spi1): power-controller@2b0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(spi1); + power-domains =3D <&DIE_NODE(ps_spi_p)>; + }; + + DIE_NODE(ps_spi2): power-controller@2b8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(spi2); + power-domains =3D <&DIE_NODE(ps_spi_p)>; + }; + + DIE_NODE(ps_spi3): power-controller@2c0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(spi3); + power-domains =3D <&DIE_NODE(ps_spi_p)>; + }; + + DIE_NODE(ps_spi4): power-controller@2c8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(spi4); + power-domains =3D <&DIE_NODE(ps_spi_p)>; + }; + + DIE_NODE(ps_spi5): power-controller@2d0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(spi5); + power-domains =3D <&DIE_NODE(ps_spi_p)>; + }; + + DIE_NODE(ps_qspi): power-controller@2d8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(qspi); + power-domains =3D <&DIE_NODE(ps_spi_p)>; + }; + + DIE_NODE(ps_uart_n): power-controller@2e0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(uart_n); + power-domains =3D <&DIE_NODE(ps_uart_p)>; + }; + + DIE_NODE(ps_uart0): power-controller@2e8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(uart0); + power-domains =3D <&DIE_NODE(ps_uart_p)>; + }; + + DIE_NODE(ps_uart1): power-controller@2f0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(uart1); + power-domains =3D <&DIE_NODE(ps_uart_p)>; + }; + + DIE_NODE(ps_uart2): power-controller@2f8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(uart2); + power-domains =3D <&DIE_NODE(ps_uart_p)>; + }; + + DIE_NODE(ps_uart3): power-controller@300 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x300 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(uart3); + power-domains =3D <&DIE_NODE(ps_uart_p)>; + }; + + DIE_NODE(ps_uart4): power-controller@308 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x308 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(uart4); + power-domains =3D <&DIE_NODE(ps_uart_p)>; + }; + + DIE_NODE(ps_uart5): power-controller@310 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x310 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(uart5); + power-domains =3D <&DIE_NODE(ps_uart_p)>; + }; + + DIE_NODE(ps_uart6): power-controller@318 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x318 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(uart6); + power-domains =3D <&DIE_NODE(ps_uart_p)>; + }; + + DIE_NODE(ps_sio_adma): power-controller@320 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x320 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(sio_adma); + power-domains =3D <&DIE_NODE(ps_sio)>, <&DIE_NODE(ps_audio_p)>; + }; + + DIE_NODE(ps_dpa0): power-controller@328 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x328 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dpa0); + power-domains =3D <&DIE_NODE(ps_audio_p)>; + }; + + DIE_NODE(ps_dpa1): power-controller@330 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x330 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dpa1); + power-domains =3D <&DIE_NODE(ps_audio_p)>; + }; + + DIE_NODE(ps_dpa2): power-controller@338 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x338 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dpa2); + power-domains =3D <&DIE_NODE(ps_audio_p)>; + }; + + DIE_NODE(ps_dpa3): power-controller@340 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x340 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dpa3); + power-domains =3D <&DIE_NODE(ps_audio_p)>; + }; + + DIE_NODE(ps_dpa4): power-controller@348 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x348 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dpa4); + power-domains =3D <&DIE_NODE(ps_audio_p)>; + }; + + DIE_NODE(ps_amcc1): power-controller@350 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x350 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(amcc1); + apple,always-on; + }; + + DIE_NODE(ps_amcc3): power-controller@360 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x360 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(amcc3); + apple,always-on; + }; + + DIE_NODE(ps_amcc5): power-controller@370 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x370 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(amcc5); + apple,always-on; + }; + + DIE_NODE(ps_amcc7): power-controller@380 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x380 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(amcc7); + apple,always-on; + }; + + DIE_NODE(ps_dcs_04): power-controller@390 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x390 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_04); + apple,always-on; /* LPDDR5 interface */ + power-domains =3D <&DIE_NODE(ps_amcc1)>; + }; + + DIE_NODE(ps_dcs_05): power-controller@3a0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_05); + apple,always-on; /* LPDDR5 interface */ + power-domains =3D <&DIE_NODE(ps_amcc1)>; + }; + + DIE_NODE(ps_dcs_06): power-controller@3b0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_06); + apple,always-on; /* LPDDR5 interface */ + power-domains =3D <&DIE_NODE(ps_amcc1)>; + }; + + DIE_NODE(ps_dcs_07): power-controller@3c0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_07); + apple,always-on; /* LPDDR5 interface */ + power-domains =3D <&DIE_NODE(ps_amcc1)>; + }; + + DIE_NODE(ps_dcs_12): power-controller@3d0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_12); + apple,always-on; /* LPDDR5 interface */ + power-domains =3D <&DIE_NODE(ps_amcc3)>; + }; + + DIE_NODE(ps_dcs_13): power-controller@3e0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_13); + apple,always-on; /* LPDDR5 interface */ + power-domains =3D <&DIE_NODE(ps_amcc3)>; + }; + + DIE_NODE(ps_dcs_14): power-controller@3f0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_14); + apple,always-on; /* LPDDR5 interface */ + power-domains =3D <&DIE_NODE(ps_amcc3)>; + }; + + DIE_NODE(ps_dcs_15): power-controller@400 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x400 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_15); + apple,always-on; /* LPDDR5 interface */ + power-domains =3D <&DIE_NODE(ps_amcc3)>; + }; + + DIE_NODE(ps_dcs_20): power-controller@410 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x410 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_20); + apple,always-on; /* LPDDR5 interface */ + power-domains =3D <&DIE_NODE(ps_amcc5)>; + }; + + DIE_NODE(ps_dcs_21): power-controller@420 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x420 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_21); + apple,always-on; /* LPDDR5 interface */ + power-domains =3D <&DIE_NODE(ps_amcc5)>; + }; + + DIE_NODE(ps_dcs_22): power-controller@430 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x430 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_22); + apple,always-on; /* LPDDR5 interface */ + power-domains =3D <&DIE_NODE(ps_amcc5)>; + }; + + DIE_NODE(ps_dcs_23): power-controller@440 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x440 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_23); + apple,always-on; /* LPDDR5 interface */ + power-domains =3D <&DIE_NODE(ps_amcc5)>; + }; + + DIE_NODE(ps_dcs_28): power-controller@450 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x450 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_28); + apple,always-on; /* LPDDR5 interface */ + power-domains =3D <&DIE_NODE(ps_amcc7)>; + }; + + DIE_NODE(ps_dcs_29): power-controller@460 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x460 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_29); + apple,always-on; /* LPDDR5 interface */ + power-domains =3D <&DIE_NODE(ps_amcc7)>; + }; + + DIE_NODE(ps_dcs_30): power-controller@470 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x470 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_30); + apple,always-on; /* LPDDR5 interface */ + power-domains =3D <&DIE_NODE(ps_amcc7)>; + }; + + DIE_NODE(ps_dcs_31): power-controller@480 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x480 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_31); + apple,always-on; /* LPDDR5 interface */ + power-domains =3D <&DIE_NODE(ps_amcc7)>; + }; + + DIE_NODE(ps_mca0): power-controller@4e8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(mca0); + power-domains =3D <&DIE_NODE(ps_audio_p)>, <&DIE_NODE(ps_sio_adma)>; + }; + + DIE_NODE(ps_mca1): power-controller@4f0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(mca1); + power-domains =3D <&DIE_NODE(ps_audio_p)>, <&DIE_NODE(ps_sio_adma)>; + }; + + DIE_NODE(ps_mca2): power-controller@4f8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(mca2); + power-domains =3D <&DIE_NODE(ps_audio_p)>, <&DIE_NODE(ps_sio_adma)>; + }; + + DIE_NODE(ps_mca3): power-controller@500 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x500 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(mca3); + power-domains =3D <&DIE_NODE(ps_audio_p)>, <&DIE_NODE(ps_sio_adma)>; + }; + + DIE_NODE(ps_msr1): power-controller@508 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x508 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(msr1); + power-domains =3D <&DIE_NODE(ps_afnc5_lw0)>; + }; + + DIE_NODE(ps_venc1_sys): power-controller@510 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x510 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(venc1_sys); + power-domains =3D <&DIE_NODE(ps_afnc5_lw0)>; + }; + + DIE_NODE(ps_msr0): power-controller@518 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x518 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(msr0); + power-domains =3D <&DIE_NODE(ps_afnc6_lw0)>; + }; + + DIE_NODE(ps_ane_sys): power-controller@520 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x520 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(ane_sys); + power-domains =3D <&DIE_NODE(ps_afnc5_lw0)>, <&DIE_NODE(ps_afnc6_lw0)>; + }; + + DIE_NODE(ps_msr1_ase_core): power-controller@538 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x538 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(msr1_ase_core); + power-domains =3D <&DIE_NODE(ps_msr1)>; + }; + + DIE_NODE(ps_apcie_sys_ge): power-controller@540 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x540 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(apcie_sys_ge); + power-domains =3D <&DIE_NODE(ps_apcie_ge)>, <&DIE_NODE(ps_afnc3_lw0)>; + }; + + DIE_NODE(ps_ans): power-controller@550 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x550 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(ans); + power-domains =3D <&DIE_NODE(ps_afnc3_lw1)>; + }; + + DIE_NODE(ps_apcie_sys_st): power-controller@560 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x560 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(apcie_sys_st); + power-domains =3D <&DIE_NODE(ps_apcie_st)>, <&DIE_NODE(ps_ans)>; + }; + + DIE_NODE(ps_apcie_sys_st1): power-controller@570 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x570 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(apcie_sys_st1); + power-domains =3D <&DIE_NODE(ps_apcie_st)>, <&DIE_NODE(ps_ans)>; + }; + + DIE_NODE(ps_apcie_phy_sw): power-controller@580 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x580 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(apcie_phy_sw); + apple,always-on; /* macOS does not turn this off */ + }; + + DIE_NODE(ps_msr0_ase_core): power-controller@590 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x590 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(msr0_ase_core); + power-domains =3D <&DIE_NODE(ps_msr0)>; + }; + + DIE_NODE(ps_ane_mpm): power-controller@5a0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x5a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(ane_mpm); + power-domains =3D <&DIE_NODE(ps_ane_sys)>; + }; + + DIE_NODE(ps_ane_cpu): power-controller@5a8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x5a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(ane_cpu); + power-domains =3D <&DIE_NODE(ps_ane_sys)>; + }; + + DIE_NODE(ps_ane_td): power-controller@5b8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x5b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(ane_td); + power-domains =3D <&DIE_NODE(ps_ane_sys)>; + }; + + DIE_NODE(ps_ane_base): power-controller@5c0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x5c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(ane_base); + power-domains =3D <&DIE_NODE(ps_ane_td)>; + }; + + DIE_NODE(ps_sep): power-controller@c00 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xc00 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(sep); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc4_lw0)>; + }; + + DIE_NODE(ps_isp_cpu): power-controller@4008 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(isp_cpu); + power-domains =3D <&DIE_NODE(ps_isp_sys)>; + }; + + DIE_NODE(ps_isp_fe): power-controller@4030 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4030 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(isp_fe); + power-domains =3D <&DIE_NODE(ps_isp_sys)>; + }; + + DIE_NODE(ps_dprx): power-controller@4038 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4038 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dprx); + power-domains =3D <&DIE_NODE(ps_isp_fe)>; + }; + + DIE_NODE(ps_isp_secure): power-controller@4040 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4040 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(isp_secure); + power-domains =3D <&DIE_NODE(ps_isp_fe)>; + }; + + DIE_NODE(ps_isp_be): power-controller@4048 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4048 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(isp_be); + power-domains =3D <&DIE_NODE(ps_isp_fe)>; + }; + + DIE_NODE(ps_isp_clr): power-controller@4050 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4050 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(isp_clr); + power-domains =3D <&DIE_NODE(ps_isp_be)>; + }; + + DIE_NODE(ps_venc1_dma): power-controller@8000 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x8000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(venc1_dma); + power-domains =3D <&DIE_NODE(ps_venc1_sys)>; + }; + + DIE_NODE(ps_venc1_pipe4): power-controller@8008 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x8008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(venc1_pipe4); + power-domains =3D <&DIE_NODE(ps_venc1_dma)>; + }; + + DIE_NODE(ps_venc1_pipe5): power-controller@8010 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x8010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(venc1_pipe5); + power-domains =3D <&DIE_NODE(ps_venc1_dma)>; + }; + + DIE_NODE(ps_venc1_me0): power-controller@8018 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x8018 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(venc1_me0); + power-domains =3D <&DIE_NODE(ps_venc1_dma)>; + }; + + DIE_NODE(ps_venc1_me1): power-controller@8020 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x8020 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(venc1_me1); + power-domains =3D <&DIE_NODE(ps_venc1_me0)>; + }; +}; + +&DIE_NODE(pmgr1) { + DIE_NODE(ps_aic): power-controller@100 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x100 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(aic); + }; + + DIE_NODE(ps_dwi): power-controller@108 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x108 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dwi); + }; + + DIE_NODE(ps_sbr): power-controller@110 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x110 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(sbr); + apple,always-on; + }; + + DIE_NODE(ps_pms): power-controller@118 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x118 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(pms); + apple,always-on; + }; + + DIE_NODE(ps_soc_dpe): power-controller@120 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x120 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(soc_dpe); + apple,always-on; + }; + + DIE_NODE(ps_pms_c1ppt): power-controller@128 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x128 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(pms_c1ppt); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_soc_dpe)>; + }; + + DIE_NODE(ps_pmgr_soc_ocla): power-controller@130 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x130 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(pmgr_soc_ocla); + }; + + DIE_NODE(ps_pms_fpwm0): power-controller@138 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x138 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(pms_fpwm0); + }; + + DIE_NODE(ps_pms_fpwm1): power-controller@140 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x140 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(pms_fpwm1); + }; + + DIE_NODE(ps_pms_fpwm2): power-controller@148 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x148 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(pms_fpwm2); + }; + + DIE_NODE(ps_pms_fpwm3): power-controller@150 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x150 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(pms_fpwm3); + }; + + DIE_NODE(ps_pms_fpwm4): power-controller@158 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x158 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(pms_fpwm4); + }; + + DIE_NODE(ps_gpio): power-controller@160 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x160 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(gpio); + power-domains =3D <&DIE_NODE(ps_sbr)>; + }; + + DIE_NODE(ps_msg): power-controller@168 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x168 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(msg); + }; + + DIE_NODE(ps_afc): power-controller@170 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x170 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afc); + apple,always-on; + }; + + DIE_NODE(ps_amcc0): power-controller@180 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x180 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(amcc0); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afc)>; + }; + + DIE_NODE(ps_amcc2): power-controller@190 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x190 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(amcc2); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afc)>; + }; + + DIE_NODE(ps_amcc4): power-controller@1a0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(amcc4); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afc)>; + }; + + DIE_NODE(ps_amcc6): power-controller@1b0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(amcc6); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afc)>; + }; + + DIE_NODE(ps_dcs_00): power-controller@1c0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_00); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_amcc0)>; + }; + + DIE_NODE(ps_dcs_01): power-controller@1d0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_01); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_amcc0)>; + }; + + DIE_NODE(ps_dcs_02): power-controller@1e0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_02); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_amcc0)>; + }; + + DIE_NODE(ps_dcs_03): power-controller@1f0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_03); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_amcc0)>; + }; + + DIE_NODE(ps_dcs_08): power-controller@200 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x200 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_08); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_amcc2)>; + }; + + DIE_NODE(ps_dcs_09): power-controller@210 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x210 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_09); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_amcc2)>; + }; + + DIE_NODE(ps_dcs_10): power-controller@220 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x220 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_10); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_amcc2)>; + }; + + DIE_NODE(ps_dcs_11): power-controller@230 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x230 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_11); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_amcc2)>; + }; + + DIE_NODE(ps_dcs_16): power-controller@240 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x240 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_16); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_amcc4)>; + }; + + DIE_NODE(ps_dcs_17): power-controller@250 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x250 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_17); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_amcc4)>; + }; + + DIE_NODE(ps_dcs_18): power-controller@260 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x260 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_18); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_amcc4)>; + }; + + DIE_NODE(ps_dcs_19): power-controller@270 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x270 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_19); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_amcc4)>; + }; + + DIE_NODE(ps_dcs_24): power-controller@280 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x280 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_24); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_amcc6)>; + }; + + DIE_NODE(ps_dcs_25): power-controller@290 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x290 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_25); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_amcc6)>; + }; + + DIE_NODE(ps_dcs_26): power-controller@2a0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_26); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_amcc6)>; + }; + + DIE_NODE(ps_afi): power-controller@2b0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afi); + apple,always-on; + }; + + DIE_NODE(ps_dcs_27): power-controller@2c0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dcs_27); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_amcc6)>; + }; + + DIE_NODE(ps_afi_d2d_0): power-controller@2d0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afi_d2d_0); + apple,always-on; + status =3D "disabled"; + }; + + DIE_NODE(ps_afi_d2d_1): power-controller@2e0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afi_d2d_1); + apple,always-on; + status =3D "disabled"; + }; + + DIE_NODE(ps_afc_d2d_0): power-controller@2f0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afc_d2d_0); + apple,always-on; + status =3D "disabled"; + }; + + DIE_NODE(ps_afc_d2d_1): power-controller@300 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x300 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afc_d2d_1); + apple,always-on; + status =3D "disabled"; + }; + + DIE_NODE(ps_afr_d2d_0): power-controller@310 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x310 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afr_d2d_0); + apple,always-on; + status =3D "disabled"; + }; + + DIE_NODE(ps_afr_d2d_1): power-controller@320 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x320 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afr_d2d_1); + apple,always-on; + status =3D "disabled"; + }; + + DIE_NODE(ps_afnc1_ioa): power-controller@330 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x330 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc1_ioa); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afi)>; + }; + + DIE_NODE(ps_afnc0_ioa): power-controller@340 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x340 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc0_ioa); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afi)>; + }; + + DIE_NODE(ps_afnc2_ioa): power-controller@350 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x350 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc2_ioa); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afi)>; + }; + + DIE_NODE(ps_afnc7_ioa): power-controller@360 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x360 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc7_ioa); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afi)>; + }; + + DIE_NODE(ps_afnc1_ls): power-controller@370 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x370 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc1_ls); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc1_ioa)>; + }; + + DIE_NODE(ps_afnc0_ls): power-controller@380 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x380 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc0_ls); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc0_ioa)>; + }; + + DIE_NODE(ps_afnc2_ls): power-controller@390 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x390 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc2_ls); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc2_ioa)>; + }; + + DIE_NODE(ps_afnc7_ls): power-controller@3a0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc7_ls); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc7_ioa)>; + }; + + DIE_NODE(ps_afnc1_lw0): power-controller@3b0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc1_lw0); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc1_ls)>; + }; + + DIE_NODE(ps_afnc1_lw1): power-controller@3c0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc1_lw1); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc1_ls)>; + }; + + DIE_NODE(ps_afnc0_lw0): power-controller@3d0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc0_lw0); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc0_ls)>; + }; + + DIE_NODE(ps_afnc2_lw0): power-controller@3e0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc2_lw0); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc2_ls)>; + }; + + DIE_NODE(ps_afnc2_lw1): power-controller@3f0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc2_lw1); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_afnc2_ls)>; + }; + + DIE_NODE(ps_afnc7_lw0): power-controller@400 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x400 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afnc7_lw0); + apple,always-on; + }; + + DIE_NODE(ps_avd_sys): power-controller@410 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x410 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(avd_sys); + power-domains =3D <&DIE_NODE(ps_afnc1_lw0)>; + }; + + DIE_NODE(ps_jpg): power-controller@418 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x418 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(jpg); + power-domains =3D <&DIE_NODE(ps_afnc1_lw0)>; + }; + + DIE_NODE(ps_dispext3_sys): power-controller@420 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x420 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dispext3_sys); + power-domains =3D <&DIE_NODE(ps_afnc1_lw1)>; + }; + + DIE_NODE(ps_scodec): power-controller@428 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x428 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(scodec); + power-domains =3D <&DIE_NODE(ps_afnc1_lw1)>; + }; + + DIE_NODE(ps_venc0_sys): power-controller@430 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x430 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(venc0_sys); + power-domains =3D <&DIE_NODE(ps_afnc0_lw0)>; + }; + + DIE_NODE(ps_prores): power-controller@438 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x438 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(prores); + power-domains =3D <&DIE_NODE(ps_afnc0_lw0)>; + }; + + DIE_NODE(ps_dispext0_sys): power-controller@440 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x440 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dispext0_sys); + power-domains =3D <&DIE_NODE(ps_afnc2_lw0)>; + }; + + DIE_NODE(ps_atc0_common): power-controller@448 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x448 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc0_common); + power-domains =3D <&DIE_NODE(ps_afnc2_lw0)>; + }; + + DIE_NODE(ps_atc1_common): power-controller@450 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x450 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc1_common); + power-domains =3D <&DIE_NODE(ps_afnc2_lw1)>; + }; + + DIE_NODE(ps_atc2_common): power-controller@458 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x458 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc2_common); + power-domains =3D <&DIE_NODE(ps_afnc2_lw1)>; + }; + + DIE_NODE(ps_atc3_common): power-controller@460 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x460 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc3_common); + power-domains =3D <&DIE_NODE(ps_afnc2_lw1)>; + }; + + DIE_NODE(ps_trace_fab): power-controller@468 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x468 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(trace_fab); + power-domains =3D <&DIE_NODE(ps_afnc2_lw1)>; + }; + + DIE_NODE(ps_dispext1_sys): power-controller@470 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x470 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dispext1_sys); + power-domains =3D <&DIE_NODE(ps_afnc7_lw0)>; + }; + + DIE_NODE(ps_dispext2_sys): power-controller@478 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x478 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dispext2_sys); + power-domains =3D <&DIE_NODE(ps_afnc7_lw0)>; + }; + + DIE_NODE(ps_dispext3_fe): power-controller@480 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x480 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dispext3_fe); + power-domains =3D <&DIE_NODE(ps_dispext3_cpu)>; + }; + + DIE_NODE(ps_dispext3_cpu): power-controller@488 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x488 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dispext3_cpu); + power-domains =3D <&DIE_NODE(ps_dispext3_sys)>; + }; + + DIE_NODE(ps_scodec_streaming): power-controller@490 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x490 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(scodec_streaming); + power-domains =3D <&DIE_NODE(ps_scodec)>; + }; + + DIE_NODE(ps_venc0_dma): power-controller@498 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x498 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(venc0_dma); + power-domains =3D <&DIE_NODE(ps_venc0_sys)>; + }; + + DIE_NODE(ps_dispext0_fe): power-controller@4a0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dispext0_fe); + power-domains =3D <&DIE_NODE(ps_dispext0_cpu)>; + }; + + DIE_NODE(ps_dispext0_cpu): power-controller@4a8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dispext0_cpu); + power-domains =3D <&DIE_NODE(ps_dispext0_sys)>; + }; + + DIE_NODE(ps_atc0_cio): power-controller@4b0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc0_cio); + power-domains =3D <&DIE_NODE(ps_atc0_common)>; + }; + + DIE_NODE(ps_atc0_pcie): power-controller@4b8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc0_pcie); + power-domains =3D <&DIE_NODE(ps_atc0_common)>; + }; + + DIE_NODE(ps_atc1_cio): power-controller@4c0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc1_cio); + power-domains =3D <&DIE_NODE(ps_atc1_common)>; + }; + + DIE_NODE(ps_atc1_pcie): power-controller@4c8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc1_pcie); + power-domains =3D <&DIE_NODE(ps_atc1_common)>; + }; + + DIE_NODE(ps_atc2_cio): power-controller@4d0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc2_cio); + power-domains =3D <&DIE_NODE(ps_atc2_common)>; + }; + + DIE_NODE(ps_atc2_pcie): power-controller@4d8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc2_pcie); + power-domains =3D <&DIE_NODE(ps_atc2_common)>; + }; + + DIE_NODE(ps_atc3_cio): power-controller@4e0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc3_cio); + power-domains =3D <&DIE_NODE(ps_atc3_common)>; + }; + + DIE_NODE(ps_atc3_pcie): power-controller@4e8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc3_pcie); + power-domains =3D <&DIE_NODE(ps_atc3_common)>; + }; + + DIE_NODE(ps_dispext1_fe): power-controller@4f0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dispext1_fe); + power-domains =3D <&DIE_NODE(ps_dispext1_cpu)>; + }; + + DIE_NODE(ps_dispext1_cpu): power-controller@4f8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dispext1_cpu); + power-domains =3D <&DIE_NODE(ps_dispext1_sys)>; + }; + + DIE_NODE(ps_dispext2_fe): power-controller@500 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x500 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dispext2_fe); + power-domains =3D <&DIE_NODE(ps_dispext2_cpu)>; + }; + + DIE_NODE(ps_dispext2_cpu): power-controller@508 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x508 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(dispext2_cpu); + power-domains =3D <&DIE_NODE(ps_dispext2_sys)>; + }; + + DIE_NODE(ps_venc0_pipe4): power-controller@538 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x538 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(venc0_pipe4); + power-domains =3D <&DIE_NODE(ps_venc0_dma)>; + }; + + DIE_NODE(ps_venc0_pipe5): power-controller@540 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x540 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(venc0_pipe5); + power-domains =3D <&DIE_NODE(ps_venc0_dma)>; + }; + + DIE_NODE(ps_venc0_me0): power-controller@548 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x548 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(venc0_me0); + power-domains =3D <&DIE_NODE(ps_venc0_dma)>; + }; + + DIE_NODE(ps_pmp): power-controller@550 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x550 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(pmp); + }; + + DIE_NODE(ps_pms_sram): power-controller@560 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x560 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(pms_sram); + }; + + DIE_NODE(ps_atc0_cio_pcie): power-controller@598 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x598 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc0_cio_pcie); + power-domains =3D <&DIE_NODE(ps_atc0_cio)>; + }; + + DIE_NODE(ps_atc0_cio_usb): power-controller@5a0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x5a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc0_cio_usb); + power-domains =3D <&DIE_NODE(ps_atc0_cio)>; + }; + + DIE_NODE(ps_atc1_cio_pcie): power-controller@5a8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x5a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc1_cio_pcie); + power-domains =3D <&DIE_NODE(ps_atc1_cio)>; + }; + + DIE_NODE(ps_atc1_cio_usb): power-controller@5b0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x5b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc1_cio_usb); + power-domains =3D <&DIE_NODE(ps_atc1_cio)>; + }; + + DIE_NODE(ps_atc2_cio_pcie): power-controller@5b8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x5b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc2_cio_pcie); + power-domains =3D <&DIE_NODE(ps_atc2_cio)>; + }; + + DIE_NODE(ps_atc2_cio_usb): power-controller@5c0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x5c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc2_cio_usb); + power-domains =3D <&DIE_NODE(ps_atc2_cio)>; + }; + + DIE_NODE(ps_atc3_cio_pcie): power-controller@5c8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x5c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc3_cio_pcie); + power-domains =3D <&DIE_NODE(ps_atc3_cio)>; + }; + + DIE_NODE(ps_atc3_cio_usb): power-controller@5d0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x5d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc3_cio_usb); + power-domains =3D <&DIE_NODE(ps_atc3_cio)>; + }; + + DIE_NODE(ps_venc0_me1): power-controller@638 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x638 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(venc0_me1); + power-domains =3D <&DIE_NODE(ps_venc0_me0)>; + }; + + DIE_NODE(ps_ap_tmm): power-controller@670 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x670 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(ap_tmm); + }; +}; + +&DIE_NODE(pmgr_mini) { + DIE_NODE(ps_debug_gated): power-controller@58 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x58 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(debug_gated); + apple,always-on; + }; + + DIE_NODE(ps_nub_spmi_ahb_fab): power-controller@60 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x60 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(nub_spmi_ahb_fab); + apple,always-on; + }; + + DIE_NODE(ps_nub_spmi0): power-controller@68 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x68 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(nub_spmi0); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_nub_spmi_ahb_fab)>; + }; + + DIE_NODE(ps_nub_spmi_a0): power-controller@70 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x70 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(nub_spmi_a0); + apple,always-on; + }; + + DIE_NODE(ps_nub_spmi_a1): power-controller@78 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x78 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(nub_spmi_a1); + apple,always-on; + }; + + DIE_NODE(ps_nub_spmi_a2): power-controller@80 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x80 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(nub_spmi_a2); + apple,always-on; + }; + + DIE_NODE(ps_nub_aon): power-controller@90 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x90 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(nub_aon); + apple,always-on; + }; + + DIE_NODE(ps_nub_gpio): power-controller@98 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x98 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(nub_gpio); + apple,always-on; + }; + + DIE_NODE(ps_nub_ocla): power-controller@a0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xa0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(nub_ocla); + apple,always-on; + }; + + DIE_NODE(ps_atc0_common_dp): power-controller@a8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xa8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc0_common_dp); + }; + + DIE_NODE(ps_atc1_common_dp): power-controller@b0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xb0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc1_common_dp); + }; + + DIE_NODE(ps_atc2_common_dp): power-controller@b8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xb8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc2_common_dp); + }; + + DIE_NODE(ps_atc3_common_dp): power-controller@c0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xc0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc3_common_dp); + }; + + DIE_NODE(ps_nub_spmi1): power-controller@c8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xc8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(nub_spmi1); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_nub_spmi_ahb_fab)>; + }; + + DIE_NODE(ps_atc0_usb_aon): power-controller@d0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xd0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc0_usb_aon); + }; + + DIE_NODE(ps_atc1_usb_aon): power-controller@d8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xd8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc1_usb_aon); + }; + + DIE_NODE(ps_atc2_usb_aon): power-controller@e0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xe0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc2_usb_aon); + }; + + DIE_NODE(ps_atc3_usb_aon): power-controller@e8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xe8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc3_usb_aon); + }; + + DIE_NODE(ps_nub_spmi2): power-controller@f0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xf0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(nub_spmi2); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_nub_spmi_ahb_fab)>; + }; + + DIE_NODE(ps_nub_spmi3): power-controller@f8 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xf8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(nub_spmi3); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_nub_spmi_ahb_fab)>; + }; + + DIE_NODE(ps_nub_spmi4): power-controller@100 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x100 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(nub_spmi4); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_nub_spmi_ahb_fab)>; + }; + + DIE_NODE(ps_nub_spmi5): power-controller@108 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x108 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(nub_spmi5); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_nub_spmi_ahb_fab)>; + }; + + DIE_NODE(ps_nub_fabric): power-controller@110 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x110 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(nub_fabric); + apple,always-on; + }; + + DIE_NODE(ps_nub_sram): power-controller@120 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x120 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(nub_sram); + apple,always-on; + }; + + DIE_NODE(ps_debug_switch): power-controller@130 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x130 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(debug_switch); + apple,always-on; + }; + + DIE_NODE(ps_atc0_usb): power-controller@140 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x140 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc0_usb); + power-domains =3D <&DIE_NODE(ps_atc0_usb_aon)>, <&DIE_NODE(ps_atc0_commo= n)>; + }; + + DIE_NODE(ps_atc1_usb): power-controller@148 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x148 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc1_usb); + power-domains =3D <&DIE_NODE(ps_atc1_usb_aon)>, <&DIE_NODE(ps_atc1_commo= n)>; + }; + + DIE_NODE(ps_atc2_usb): power-controller@150 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x150 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc2_usb); + power-domains =3D <&DIE_NODE(ps_atc2_usb_aon)>, <&DIE_NODE(ps_atc2_commo= n)>; + }; + + DIE_NODE(ps_atc3_usb): power-controller@158 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x158 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(atc3_usb); + power-domains =3D <&DIE_NODE(ps_atc3_usb_aon)>, <&DIE_NODE(ps_atc3_commo= n)>; + }; + +#if 0 + /* MTP stuff is self-managed */ + DIE_NODE(ps_mtp_fabric): power-controller@2000 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(mtp_fabric); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_nub_fabric)>; + }; + + DIE_NODE(ps_mtp_gpio): power-controller@2008 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(mtp_gpio); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_mtp_fabric)>; + }; + + DIE_NODE(ps_mtp_base): power-controller@2010 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(mtp_base); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_mtp_fabric)>; + }; + + DIE_NODE(ps_mtp_periph): power-controller@2018 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2018 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(mtp_periph); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_mtp_fabric)>; + }; + + DIE_NODE(ps_mtp_uart0): power-controller@2020 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2020 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(mtp_uart0); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_mtp_fabric)>; + }; + + DIE_NODE(ps_mtp_cpu): power-controller@2028 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2028 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(mtp_cpu); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_mtp_fabric)>; + }; + + DIE_NODE(ps_mtp_scm_fabric): power-controller@2030 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2030 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(mtp_scm_fabric); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_mtp_periph)>; + }; + + DIE_NODE(ps_mtp_spi0): power-controller@2038 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2038 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(mtp_spi0); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_mtp_fabric)>, <&DIE_NODE(ps_mtp_periph)>; + }; + + DIE_NODE(ps_mtp_i2cm0): power-controller@2040 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2040 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(mtp_i2cm0); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_mtp_fabric)>, <&DIE_NODE(ps_mtp_periph)>; + }; + + DIE_NODE(ps_mtp_sram): power-controller@2048 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2048 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(mtp_sram); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_mtp_cpu)>, <&DIE_NODE(ps_mtp_scm_fabric)= >; + }; + + DIE_NODE(ps_mtp_dma): power-controller@2050 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2050 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(mtp_dma); + apple,always-on; + power-domains =3D <&DIE_NODE(ps_mtp_fabric)>, <&DIE_NODE(ps_mtp_sram)>; + }; +#endif +}; + +&DIE_NODE(pmgr_gfx) { + DIE_NODE(ps_gpx): power-controller@0 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(gpx); + apple,always-on; + }; + + DIE_NODE(ps_afr): power-controller@100 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x100 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(afr); + apple,always-on; + }; + + DIE_NODE(ps_gfx): power-controller@110 { + compatible =3D "apple,t6031-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x110 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D DIE_LABEL(gfx); + power-domains =3D <&DIE_NODE(ps_afr)>; + }; +}; diff --git a/arch/arm64/boot/dts/apple/t6031.dtsi b/arch/arm64/boot/dts/app= le/t6031.dtsi new file mode 100644 index 000000000000..0059afe9a844 --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6031.dtsi @@ -0,0 +1,48 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Apple T6031 "M3 Max" SoC + * + * Copyright The Asahi Linux Contributors + */ + +#include +#include +#include + +#include "multi-die-cpp.h" + +#include "t6031-base.dtsi" + +/ { + compatible =3D "apple,t6031", "apple,arm-platform"; + + #address-cells =3D <2>; + #size-cells =3D <2>; + + soc: soc { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + + ranges; + nonposted-mmio; + /* Required to get >32-bit DMA via DARTs */ + dma-ranges =3D <0 0 0 0 0xffffffff 0xffffc000>; + + // filled via templated includes at the end of the file + }; +}; + +#define DIE +#define DIE_NO 0 + +&soc { + #include "t6031-die0.dtsi" + #include "t6031-dieX.dtsi" +}; + +#include "t6031-gpio-pins.dtsi" +#include "t6031-pmgr.dtsi" + +#undef DIE +#undef DIE_NO diff --git a/arch/arm64/boot/dts/apple/t6032-j575d.dts b/arch/arm64/boot/dt= s/apple/t6032-j575d.dts new file mode 100644 index 000000000000..56edfb1139fb --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6032-j575d.dts @@ -0,0 +1,46 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Apple Mac Studio (M3 Ultra, 2025) + * + * target-type: J575d + * + * Copyright The Asahi Linux Contributors + */ + +/dts-v1/; + +#include "t6032.dtsi" + +/ { + compatible =3D "apple,j575d", "apple,t6032", "apple,arm-platform"; + model =3D "Apple Mac Studio (M3 Ultra, 2025)"; + + aliases { + serial0 =3D &serial0; + }; + + chosen { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + stdout-path =3D "serial0"; + + framebuffer0: framebuffer@0 { + compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; + reg =3D <0 0 0 0>; /* To be filled by loader */ + /* Format properties will be added by loader */ + status =3D "disabled"; + power-domains =3D <&ps_dispext0_cpu>; + }; + }; + + memory@10000000000 { + device_type =3D "memory"; + reg =3D <0x100 0 0x2 0>; /* To be filled by loader */ + }; +}; + +&serial0 { + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/apple/t6032.dtsi b/arch/arm64/boot/dts/app= le/t6032.dtsi new file mode 100644 index 000000000000..bbf19ecdaaec --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6032.dtsi @@ -0,0 +1,416 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Apple T6032 "M3 Ultra" SoC + * + * Other names: H15J, "Palma 2C" + * + * Copyright The Asahi Linux Contributors + */ + +#include +#include +#include +#include +#include +#include + +#include "multi-die-cpp.h" + +#include "t6031-base.dtsi" + +/ { + compatible =3D "apple,t6032", "apple,arm-platform"; + + #address-cells =3D <2>; + #size-cells =3D <2>; + + cpus { + #address-cells =3D <2>; + #size-cells =3D <0>; + + cpu-map { + cluster3 { + core0 { + cpu =3D <&cpu_e10>; + }; + core1 { + cpu =3D <&cpu_e11>; + }; + core2 { + cpu =3D <&cpu_e12>; + }; + core3 { + cpu =3D <&cpu_e13>; + }; + }; + + cluster4 { + core0 { + cpu =3D <&cpu_p20>; + }; + core1 { + cpu =3D <&cpu_p21>; + }; + core2 { + cpu =3D <&cpu_p22>; + }; + core3 { + cpu =3D <&cpu_p23>; + }; + core4 { + cpu =3D <&cpu_p24>; + }; + core5 { + cpu =3D <&cpu_p25>; + }; + }; + + cluster5 { + core0 { + cpu =3D <&cpu_p30>; + }; + core1 { + cpu =3D <&cpu_p31>; + }; + core2 { + cpu =3D <&cpu_p32>; + }; + core3 { + cpu =3D <&cpu_p33>; + }; + core4 { + cpu =3D <&cpu_p34>; + }; + core5 { + cpu =3D <&cpu_p35>; + }; + }; + }; + + cpu_e10: cpu@800 { + compatible =3D "apple,sawtooth"; + device_type =3D "cpu"; + reg =3D <0x0 0x800>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* to be filled by loader */ + next-level-cache =3D <&l2_cache_3>; + i-cache-size =3D <0x20000>; + d-cache-size =3D <0x10000>; + }; + + cpu_e11: cpu@801 { + compatible =3D "apple,sawtooth"; + device_type =3D "cpu"; + reg =3D <0x0 0x801>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* to be filled by loader */ + next-level-cache =3D <&l2_cache_3>; + i-cache-size =3D <0x20000>; + d-cache-size =3D <0x10000>; + }; + + cpu_e12: cpu@802 { + compatible =3D "apple,sawtooth"; + device_type =3D "cpu"; + reg =3D <0x0 0x802>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* to be filled by loader */ + next-level-cache =3D <&l2_cache_3>; + i-cache-size =3D <0x20000>; + d-cache-size =3D <0x10000>; + }; + + cpu_e13: cpu@803 { + compatible =3D "apple,sawtooth"; + device_type =3D "cpu"; + reg =3D <0x0 0x803>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* to be filled by loader */ + next-level-cache =3D <&l2_cache_3>; + i-cache-size =3D <0x20000>; + d-cache-size =3D <0x10000>; + }; + + cpu_p20: cpu@10900 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10900>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_4>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p21: cpu@10901 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10901>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_4>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p22: cpu@10902 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10902>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_4>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p23: cpu@10903 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10903>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_4>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p24: cpu@10904 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10904>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_4>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p25: cpu@10905 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10905>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_4>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p30: cpu@10a00 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10a00>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_5>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p31: cpu@10a01 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10a01>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_5>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p32: cpu@10a02 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10a02>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_5>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p33: cpu@10a03 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10a03>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_5>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p34: cpu@10a04 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10a04>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_5>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p35: cpu@10a05 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10a05>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_5>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + l2_cache_3: l2-cache-3 { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + cache-size =3D <0x400000>; + }; + + l2_cache_4: l2-cache-4 { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + cache-size =3D <0x1000000>; + }; + + l2_cache_5: l2-cache-5 { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + cache-size =3D <0x1000000>; + }; + }; + + die0: soc@200000000 { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges =3D <0x02 0x00000000 0x02 0x00000000 0x4 0x00000000>, + <0x05 0x80000000 0x05 0x80000000 0x1 0x80000000>, + <0x07 0x00000000 0x07 0x00000000 0xf 0x80000000>, + <0x16 0x80000000 0x16 0x80000000 0x5 0x80000000>; + nonposted-mmio; + /* Required to get >32-bit DMA via DARTs */ + dma-ranges =3D <0 0 0 0 0xffffffff 0xffffc000>; + + // filled via templated includes at the end of the file + }; + + die1: soc@2200000000 { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges =3D <0x02 0x00000000 0x22 0x00000000 0x4 0x00000000>, + <0x07 0x00000000 0x27 0x00000000 0xf 0x80000000>, + <0x16 0x80000000 0x36 0x80000000 0x5 0x80000000>; + nonposted-mmio; + /* Required to get >32-bit DMA via DARTs */ + dma-ranges =3D <0 0 0 0 0xffffffff 0xffffc000>; + + // filled via templated includes at the end of the file + }; +}; + +#define DIE +#define DIE_NO 0 + +&die0 { + #include "t6031-die0.dtsi" + #include "t6031-dieX.dtsi" +}; + +#include "t6031-pmgr.dtsi" +#include "t6031-gpio-pins.dtsi" + +#undef DIE +#undef DIE_NO + +#define DIE _die1 +#define DIE_NO 1 + +&die1 { + #include "t6031-dieX.dtsi" +}; + +#include "t6031-pmgr.dtsi" + +/delete-node/ &ps_pmp_die1; + +#undef DIE +#undef DIE_NO + +/* delete non-present DISP power-states */ +/delete-node/ &ps_disp_cpu; +/delete-node/ &ps_disp_cpu_die1; +/delete-node/ &ps_disp_fe; +/delete-node/ &ps_disp_fe_die1; +/delete-node/ &ps_disp_sys; +/delete-node/ &ps_disp_sys_die1; + +/* delete non-present ISP power-states */ +/delete-node/ &ps_dprx; +/delete-node/ &ps_dprx_die1; +/delete-node/ &ps_isp_be; +/delete-node/ &ps_isp_be_die1; +/delete-node/ &ps_isp_clr; +/delete-node/ &ps_isp_clr_die1; +/delete-node/ &ps_isp_cpu; +/delete-node/ &ps_isp_cpu_die1; +/delete-node/ &ps_isp_fe; +/delete-node/ &ps_isp_fe_die1; +/delete-node/ &ps_isp_secure; +/delete-node/ &ps_isp_secure_die1; +/delete-node/ &ps_isp_sys; +/delete-node/ &ps_isp_sys_die1; + +&ps_afi_d2d_0 { + status =3D "okay"; +}; + +&ps_afi_d2d_0_die1 { + status =3D "okay"; +}; + +&ps_afi_d2d_1 { + status =3D "okay"; +}; + +&ps_afi_d2d_1_die1 { + status =3D "okay"; +}; + +&ps_afc_d2d_0 { + status =3D "okay"; +}; + +&ps_afc_d2d_0_die1{ + status =3D "okay"; +}; + +&ps_afc_d2d_1 { + status =3D "okay"; +}; + +&ps_afc_d2d_1_die1 { + status =3D "okay"; +}; + +&ps_afr_d2d_0 { + status =3D "okay"; +}; + +&ps_afr_d2d_0_die1 { + status =3D "okay"; +}; + +&ps_afr_d2d_1 { + status =3D "okay"; +}; + +&ps_afr_d2d_1_die1 { + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/apple/t6034-j514m.dts b/arch/arm64/boot/dt= s/apple/t6034-j514m.dts new file mode 100644 index 000000000000..e31bd0bc0592 --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6034-j514m.dts @@ -0,0 +1,18 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * MacBook Pro (14-inch, M3 Max, 14 CPU cores, Nov 2023) + * + * target-type: J514m + * + * Copyright The Asahi Linux Contributors + */ + +/dts-v1/; + +#include "t6034.dtsi" +#include "t603x-j514-j516.dtsi" + +/ { + compatible =3D "apple,j514m", "apple,t6034", "apple,arm-platform"; + model =3D "Apple MacBook Pro (14-inch, M3 Max, 14 CPU cores, Nov 2023)"; +}; diff --git a/arch/arm64/boot/dts/apple/t6034-j516m.dts b/arch/arm64/boot/dt= s/apple/t6034-j516m.dts new file mode 100644 index 000000000000..4d6513558597 --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6034-j516m.dts @@ -0,0 +1,18 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * MacBook Pro (16-inch, M3 Max, 14 CPU cores, Nov 2023) + * + * target-type: J516m + * + * Copyright The Asahi Linux Contributors + */ + +/dts-v1/; + +#include "t6034.dtsi" +#include "t603x-j514-j516.dtsi" + +/ { + compatible =3D "apple,j516m", "apple,t6034", "apple,arm-platform"; + model =3D "Apple MacBook Pro (16-inch, M3 Max, 14 CPU cores, Nov 2023)"; +}; diff --git a/arch/arm64/boot/dts/apple/t6034.dtsi b/arch/arm64/boot/dts/app= le/t6034.dtsi new file mode 100644 index 000000000000..aa73af9c512d --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6034.dtsi @@ -0,0 +1,12 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Apple T6034 "M3 Max" SoC + * + * Copyright The Asahi Linux Contributors + */ + +#include "t6031.dtsi" + +/ { + compatible =3D "apple,t6034", "apple,arm-platform"; +}; diff --git a/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi b/arch/arm64/bo= ot/dts/apple/t603x-j514-j516.dtsi new file mode 100644 index 000000000000..517b84c183ca --- /dev/null +++ b/arch/arm64/boot/dts/apple/t603x-j514-j516.dtsi @@ -0,0 +1,66 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * MacBook Pro (14/16-inch, 2023) + * + * This file contains the parts common to J514 and J516 devices with t6030, + * t6031 and t6034. + * + * target-type: J514s / J514m / J514c / J516s / J516m / J516c + * + * Copyright The Asahi Linux Contributors + */ + +/* + * These models are essentially identical to the previous generations, oth= er + * than the GPIO indices and using SPMI based USB Type-C port controllers. + */ + +#include + +/ { + chassis-type =3D "laptop"; + + aliases { + serial0 =3D &serial0; + }; + + chosen { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + stdout-path =3D "serial0"; + + framebuffer0: framebuffer@0 { + compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; + reg =3D <0 0 0 0>; /* To be filled by loader */ + /* Format properties will be added by loader */ + status =3D "disabled"; + power-domains =3D <&ps_disp_fe>; + }; + }; + + memory@10000000000 { + device_type =3D "memory"; + reg =3D <0x100 0 0x2 0>; /* To be filled by loader */ + }; + + led-controller { + compatible =3D "pwm-leds"; + led-0 { + pwms =3D <&fpwm0 0 40000>; + function =3D LED_FUNCTION_KBD_BACKLIGHT; + color =3D ; + max-brightness =3D <255>; + default-state =3D "keep"; + }; + }; +}; + +&serial0 { + status =3D "okay"; +}; + +&fpwm0 { + status =3D "okay"; +}; --=20 2.54.0 From nobody Sat Jul 25 17:35:17 2026 Received: from fhigh-a8-smtp.messagingengine.com (fhigh-a8-smtp.messagingengine.com [103.168.172.159]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AFAD33F9278; Wed, 15 Jul 2026 09:12:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.159 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106750; cv=none; b=J8HWqDz0tEuMwEelBRKLsbo/ZklHhf2xI3wO49hvpC30kE/Pf0z7JXRgjHmvB0s3r2Mlcdm+1m8qzQ0bC1Qyzd6u4stu3LEfXbZR4v4lGbczhnOhaIOn/qZ5nBK0L8X5IBCR7uqPvOwhGH2UZmcgaDTmc3n5msXppCkQBJF0QAw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784106750; c=relaxed/simple; bh=pAVF1Wmmm6HP2NZp/i8/DRAP4nIHZQz0LFC1esOOY9U=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=tYMqHu61KA1Oh2L9AOgc5Jpq1yu8UwgkIUvlMyvpFjF/xaump7X+8OTCDkoq31O270HCYJJGKSJEjtvh9Tr603u9aKbU0/lDOHTCw95+OLEK5Ts422nE42gzcBRQQ5UMmTJ6q3q3nQv48HQ/d7fYoyzh3kLIOIa8HsDydvJnG+A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net; spf=pass smtp.mailfrom=jannau.net; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b=XoHpitNf; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=apltunAY; arc=none smtp.client-ip=103.168.172.159 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jannau.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jannau.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jannau.net header.i=@jannau.net header.b="XoHpitNf"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="apltunAY" Received: from phl-compute-04.internal (phl-compute-04.internal [10.202.2.44]) by mailfhigh.phl.internal (Postfix) with ESMTP id B47D51400124; Wed, 15 Jul 2026 05:12:18 -0400 (EDT) Received: from phl-frontend-03 ([10.202.2.162]) by phl-compute-04.internal (MEProxy); Wed, 15 Jul 2026 05:12:18 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jannau.net; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm1; t=1784106738; x=1784193138; bh=zGC478+n5tM0lLNecRAR7WhHabPSNjt94Krf5OW8HQw=; b= XoHpitNfDtEA6458GNbrBG+l2YYfVg27ax+GhTPd+8iF5NVqSZY3+cLYhvhO/0vh qeCKPHV27mWaH69Z96kO8eLUkFJaOEUNGCGuxHYHKWnkVEOUP7lkXcpF6X3xTsQr nZHYLf02YyTQW/BTDuFBT6kZ9YLq5ZmwRuZGOUBSgmnE5+VTkfajc/0sBKTqPn4D OFk2oJn6aq5ogO+LENyAJDNs4K34v60GXfLmW9LfMEcgBwHG7pikc2R8fUmd/HgX Trsd9ukICBAX90MPGIuXwHrWq2Yu2ao+c2h2iFyOK3nMYbMVy2Jpq1EIpDv6iA9v bv7lBrX73/gz5qLGh8iVzQ== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm2; t=1784106738; x= 1784193138; bh=zGC478+n5tM0lLNecRAR7WhHabPSNjt94Krf5OW8HQw=; b=a pltunAY/rmSc92Y7Z12ZOBIz4KbN2lK6DqjLMHa034GFiXVk+DhwdU3Jss71zBQ9 y4G7rpgRzQLCDFh9aA6fE8apZl2AS0sLKdMUlHHwag/Xn1EtX5Aqs1BcjeJME5dp Zwl6l1oxbHo302ugsUZG/MDcFlD0qRE1GohwKyRPZkJJm/k8gkdUY0SU5EAl5O5e luqC2T33UG+pdV1GasLrXddU6eNDxe9ulf0ZgjCGZhGkFg4CGv0Ni4oOIiNCMqFu OoMMkF77N0y/6qjhRSIq5m1ovqb/CqbYuCFqDIQvBqTixSXy6LV18KRHHAJdGVIH TISJ920CnN90ePRWeayPA== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: dmFkZTGX8lMp2z+i7B1AIoIsSs3xRnwEYaMcqYrIAtb58zNyNqFGH2sZZQf1d0X3LayTgG iV8VNpaddvVbakwFZZujBVpMT8YFebdxvMIexMKls/9AJQpBQ3UGSWhp3UtGq6OUblOKjt grnKDk+9CKvko/8TecxoJsbpvJgH+mLVaMzenwxALLjaOqPRwXuT0H+m8SQ5uGxlXY8Hgb OKq4fzB+W23cY6WLca/eHWxrL4xq/zCdvwLB/gK1MigeEDj/GzaOKeapxUn/Bm4zxDi3Hz m+BXOod+vtjLA2BZiNLzw32uU9C+5A5A47qdx4bvJYfIIp46blGG+yAQK5xRKyEB6uipNW HITf1/rw/aB5/yq75RIS4ONOAB6TwUQRu8HeXQ6B32W4+Y+SBSS5C5sMqz+Ry81B34OB9K q352BWh/c/CbDbptpt6ozcui0In5pMxo3Tu+4wNvhfMfudVuSY5/v+Gw1awz9ufPvko8xP HfI8YdRzJBMAs7FNBM746cw1P9+SQ9gqZDJZgs7GHsUcyi6yUT1ZaIZJNTgfDPaH3sCMqQ x7JXsbWTc0ybhEr3RIIu4fII4WDCw/TvoRt8pTg1OFFp04mjwBR/sfyXs3zFcl7P186pzS Wz6/2xoeDW9rd8XCNDwj+MhWBAovlXiJfMusdpsLLMa1C+x2nru+Nl9kOwng X-ME-Proxy: Feedback-ID: i47b949f6:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 15 Jul 2026 05:12:17 -0400 (EDT) From: Janne Grunau Date: Wed, 15 Jul 2026 11:11:57 +0200 Subject: [PATCH v2 10/10] arm64: dts: apple: Initial T6030 (M3 Pro) device trees Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260715-apple-t603x-initial-devices-v2-10-df65b2485710@jannau.net> References: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> In-Reply-To: <20260715-apple-t603x-initial-devices-v2-0-df65b2485710@jannau.net> To: Sven Peter , Janne Grunau , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Wim Van Sebroeck , Guenter Roeck , Andi Shyti , =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= , Sasha Finkelstein Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, linux-i2c@vger.kernel.org, linux-pwm@vger.kernel.org X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=58011; i=j@jannau.net; h=from:subject:message-id; bh=pAVF1Wmmm6HP2NZp/i8/DRAP4nIHZQz0LFC1esOOY9U=; b=owGbwMvMwCW2UNrmdq9+ahrjabUkhqxwv1txCbWqnPkcepazXApLt4ZNXPufo42Jp118k4zHl kixv9M6JrIwiHExWIopsiRpv+xgWF2jGFP7IAxmDisTyBBpkQYGIGBh4MtNzCs10jHSM9U21DM0 0jHWMWLg4hSAqX4pychwfcXC1Vov8r56TNBl/y0i7WDkMXNdPbNoePR67av3Fn/3YPhnxRy7/tK h0yxtR3N3HzsSv6jspOzpPU6W9xdtt2nfVT6ZBQA= X-Developer-Key: i=j@jannau.net; a=openpgp; fpr=8B336A6BE4E5695E89B8532B81E806F586338419 Minimal device trees for the M3 Pro based 14-inch and 16-inch MacBook Pro released in November 2023. The M3 Pro is a distinct SoC design and not a cut down version of the Max variant like for M1 and M2 Pro. The M3 Pro has only a single cluster with up to 6 performance cores and one cluster with 6 efficiency cores. While it no longer shares a common SoC .dtsi the devices itself are still similar to the ones with M3 Max. It is still useful to share the basic device composition in t603x-j514-j516.dtsi. For the M3 Pro based devices additional overrides for diverging pin and irq numbers are expected. The device trees have devices nodes for CPU cores, timer, interrupt controller, power states, watchdog, serial, pin controller, i2c, PWM based keyboard LED illumination and the boot framebuffer. Signed-off-by: Janne Grunau --- arch/arm64/boot/dts/apple/Makefile | 2 + arch/arm64/boot/dts/apple/t6030-j514s.dts | 22 + arch/arm64/boot/dts/apple/t6030-j516s.dts | 22 + arch/arm64/boot/dts/apple/t6030-pmgr.dtsi | 1437 +++++++++++++++++++++++++= ++++ arch/arm64/boot/dts/apple/t6030.dtsi | 524 +++++++++++ 5 files changed, 2007 insertions(+) diff --git a/arch/arm64/boot/dts/apple/Makefile b/arch/arm64/boot/dts/apple= /Makefile index a22b4a8068b6..9fea43f760ec 100644 --- a/arch/arm64/boot/dts/apple/Makefile +++ b/arch/arm64/boot/dts/apple/Makefile @@ -87,6 +87,8 @@ dtb-$(CONFIG_ARCH_APPLE) +=3D t6021-j416c.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t6020-j474s.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t6021-j475c.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t6022-j475d.dtb +dtb-$(CONFIG_ARCH_APPLE) +=3D t6030-j514s.dtb +dtb-$(CONFIG_ARCH_APPLE) +=3D t6030-j516s.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t6031-j514c.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t6031-j516c.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t6032-j575d.dtb diff --git a/arch/arm64/boot/dts/apple/t6030-j514s.dts b/arch/arm64/boot/dt= s/apple/t6030-j514s.dts new file mode 100644 index 000000000000..3ba2c9ca4347 --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6030-j514s.dts @@ -0,0 +1,22 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * MacBook Pro (14-inch, M3 Pro, Nov 2023) + * + * target-type: J514s + * + * Copyright The Asahi Linux Contributors + */ + +/dts-v1/; + +#include "t6030.dtsi" +#include "t603x-j514-j516.dtsi" + +/ { + compatible =3D "apple,j514s", "apple,t6030", "apple,arm-platform"; + model =3D "Apple MacBook Pro (14-inch, M3 Pro, Nov 2023)"; +}; + +&framebuffer0 { + power-domains =3D <&ps_disp_cpu>; +}; diff --git a/arch/arm64/boot/dts/apple/t6030-j516s.dts b/arch/arm64/boot/dt= s/apple/t6030-j516s.dts new file mode 100644 index 000000000000..ab07bf7939ab --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6030-j516s.dts @@ -0,0 +1,22 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * MacBook Pro (16-inch, M3 Pro, Nov 2023) + * + * target-type: J516s + * + * Copyright The Asahi Linux Contributors + */ + +/dts-v1/; + +#include "t6030.dtsi" +#include "t603x-j514-j516.dtsi" + +/ { + compatible =3D "apple,j516s", "apple,t6030", "apple,arm-platform"; + model =3D "Apple MacBook Pro (16-inch, M3 Pro, Nov 2023)"; +}; + +&framebuffer0 { + power-domains =3D <&ps_disp_cpu>; +}; diff --git a/arch/arm64/boot/dts/apple/t6030-pmgr.dtsi b/arch/arm64/boot/dt= s/apple/t6030-pmgr.dtsi new file mode 100644 index 000000000000..932388ea13c9 --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6030-pmgr.dtsi @@ -0,0 +1,1437 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * PMGR Power domains for Apple T6030 "M3 Pro" SoC + * + * Copyright The Asahi Linux Contributors + */ + +&pmgr_gfx { + ps_gpx: power-controller@0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gpx"; + apple,always-on; + }; + + ps_afr: power-controller@100 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x100 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "afr"; + apple,always-on; + }; + + ps_gfx: power-controller@110 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x110 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gfx"; + power-domains =3D <&ps_gpx>, <&ps_afr>; + }; +}; + +&pmgr { + ps_msg: power-controller@108 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x108 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "msg"; + apple,always-on; + }; + + ps_aic: power-controller@110 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x110 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aic"; + }; + + ps_dwi: power-controller@118 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x118 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dwi"; + }; + + ps_gpio: power-controller@120 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x120 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "gpio"; + }; + + ps_pms_fpwm0: power-controller@138 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x138 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms_fpwm0"; + }; + + ps_pms_fpwm1: power-controller@140 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x140 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms_fpwm1"; + }; + + ps_pms_fpwm2: power-controller@148 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x148 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms_fpwm2"; + }; + + ps_pms_fpwm3: power-controller@150 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x150 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms_fpwm3"; + }; + + ps_pms_fpwm4: power-controller@158 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x158 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms_fpwm4"; + }; + + ps_pms_c1ppt: power-controller@160 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x160 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms_c1ppt"; + }; + + ps_soc_rc: power-controller@168 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x168 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "soc_rc"; + }; + + ps_soc_dpe: power-controller@170 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x170 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "soc_dpe"; + apple,always-on; + }; + + ps_pmgr_soc_ocla: power-controller@178 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x178 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pmgr_soc_ocla"; + }; + + ps_ispsens0: power-controller@180 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x180 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ispsens0"; + }; + + ps_aft0: power-controller@190 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x190 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aft0"; + }; + + ps_ap_tmm: power-controller@1a8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ap_tmm"; + }; + + ps_sio: power-controller@1b8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio"; + }; + + ps_disp_sys: power-controller@1c0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp_sys"; + }; + + ps_jpg: power-controller@1c8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "jpg"; + }; + + ps_sio_cpu: power-controller@1d0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio_cpu"; + power-domains =3D <&ps_sio>; + }; + + ps_fpwm0: power-controller@1d8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "fpwm0"; + power-domains =3D <&ps_sio>; + }; + + ps_fpwm1: power-controller@1e0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "fpwm1"; + power-domains =3D <&ps_sio>; + }; + + ps_fpwm2: power-controller@1e8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "fpwm2"; + power-domains =3D <&ps_sio>; + }; + + ps_i2c0: power-controller@1f0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c0"; + power-domains =3D <&ps_sio>; + }; + + ps_i2c1: power-controller@1f8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x1f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c1"; + power-domains =3D <&ps_sio>; + }; + + ps_i2c2: power-controller@200 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x200 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c2"; + power-domains =3D <&ps_sio>; + }; + + ps_i2c3: power-controller@208 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x208 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c3"; + power-domains =3D <&ps_sio>; + }; + + ps_i2c4: power-controller@210 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x210 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c4"; + power-domains =3D <&ps_sio>; + }; + + ps_i2c5: power-controller@218 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x218 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c5"; + power-domains =3D <&ps_sio>; + }; + + ps_i2c6: power-controller@220 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x220 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c6"; + power-domains =3D <&ps_sio>; + }; + + ps_i2c7: power-controller@228 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x228 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c7"; + power-domains =3D <&ps_sio>; + }; + + ps_i2c8: power-controller@230 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x230 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "i2c8"; + power-domains =3D <&ps_sio>; + }; + + ps_spi_p: power-controller@238 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x238 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi_p"; + power-domains =3D <&ps_sio>; + }; + + ps_uart_p: power-controller@240 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x240 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart_p"; + power-domains =3D <&ps_sio>; + }; + + ps_audio_p: power-controller@248 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x248 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "audio_p"; + power-domains =3D <&ps_sio>; + }; + + ps_aes: power-controller@250 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x250 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "aes"; + power-domains =3D <&ps_sio>; + }; + + ps_disp_fe: power-controller@258 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x258 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp_fe"; + power-domains =3D <&ps_disp_sys>; + }; + + ps_spi0: power-controller@260 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x260 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi0"; + power-domains =3D <&ps_spi_p>; + }; + + ps_spi1: power-controller@268 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x268 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi1"; + power-domains =3D <&ps_spi_p>; + }; + + ps_spi2: power-controller@270 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x270 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi2"; + power-domains =3D <&ps_spi_p>; + }; + + ps_spi3: power-controller@278 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x278 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi3"; + power-domains =3D <&ps_spi_p>; + }; + + ps_spi4: power-controller@280 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x280 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi4"; + power-domains =3D <&ps_spi_p>; + }; + + ps_spi5: power-controller@288 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x288 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "spi5"; + power-domains =3D <&ps_spi_p>; + }; + + ps_qspi: power-controller@290 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x290 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "qspi"; + power-domains =3D <&ps_spi_p>; + }; + + ps_uart_n: power-controller@298 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x298 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart_n"; + power-domains =3D <&ps_uart_p>; + }; + + ps_uart0: power-controller@2a0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart0"; + power-domains =3D <&ps_uart_p>; + }; + + ps_uart1: power-controller@2a8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart1"; + power-domains =3D <&ps_uart_p>; + }; + + ps_uart2: power-controller@2b0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart2"; + power-domains =3D <&ps_uart_p>; + }; + + ps_uart3: power-controller@2b8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart3"; + power-domains =3D <&ps_uart_p>; + }; + + ps_uart4: power-controller@2c0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart4"; + power-domains =3D <&ps_uart_p>; + }; + + ps_uart5: power-controller@2c8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart5"; + power-domains =3D <&ps_uart_p>; + }; + + ps_uart6: power-controller@2d0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "uart6"; + power-domains =3D <&ps_uart_p>; + }; + + ps_sio_adma: power-controller@2d8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sio_adma"; + power-domains =3D <&ps_audio_p>; + }; + + ps_dpa0: power-controller@2e0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dpa0"; + apple,always-on; + power-domains =3D <&ps_audio_p>; + }; + + ps_dpa1: power-controller@2e8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dpa1"; + apple,always-on; + power-domains =3D <&ps_audio_p>; + }; + + ps_dpa2: power-controller@2f0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dpa2"; + apple,always-on; + power-domains =3D <&ps_audio_p>; + }; + + ps_dpa3: power-controller@2f8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x2f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dpa3"; + apple,always-on; + power-domains =3D <&ps_audio_p>; + }; + + ps_dpa4: power-controller@300 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x300 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dpa4"; + apple,always-on; + power-domains =3D <&ps_audio_p>; + }; + + ps_mca0: power-controller@308 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x308 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca0"; + power-domains =3D <&ps_sio_adma>, <&ps_audio_p>; + }; + + ps_dcs0: power-controller@320 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x320 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs0"; + apple,always-on; + }; + + ps_dcs2: power-controller@328 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x328 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs2"; + apple,always-on; + }; + + ps_dcs1: power-controller@330 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x330 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs1"; + apple,always-on; + }; + + ps_dcs3: power-controller@338 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x338 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs3"; + apple,always-on; + }; + + ps_dcs4: power-controller@340 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x340 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs4"; + apple,always-on; + }; + + ps_dcs5: power-controller@348 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x348 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs5"; + apple,always-on; + }; + + ps_dcs6: power-controller@358 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x358 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs6"; + apple,always-on; + }; + + ps_dcs7: power-controller@360 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x360 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs7"; + apple,always-on; + }; + + ps_dcs8: power-controller@368 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x368 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs8"; + apple,always-on; + }; + + ps_dcs9: power-controller@370 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x370 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs9"; + apple,always-on; + }; + + ps_dcs10: power-controller@378 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x378 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs10"; + apple,always-on; + }; + + ps_dcs11: power-controller@380 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x380 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dcs11"; + apple,always-on; + }; + + ps_mca1: power-controller@388 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x388 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca1"; + power-domains =3D <&ps_sio_adma>, <&ps_audio_p>; + }; + + ps_mca2: power-controller@390 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x390 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca2"; + power-domains =3D <&ps_sio_adma>, <&ps_audio_p>; + }; + + ps_mca3: power-controller@398 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x398 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "mca3"; + power-domains =3D <&ps_sio_adma>, <&ps_audio_p>; + }; + + ps_ioa1: power-controller@3a0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ioa1"; + apple,always-on; + }; + + ps_ls1: power-controller@3a8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ls1"; + apple,always-on; + power-domains =3D <&ps_ioa1>; + }; + + ps_lw10: power-controller@3b0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "lw10"; + apple,always-on; + power-domains =3D <&ps_ls1>; + }; + + ps_dispext0_sys: power-controller@3b8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dispext0_sys"; + power-domains =3D <&ps_lw10>; + }; + + ps_dispext1_sys: power-controller@3c0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dispext1_sys"; + power-domains =3D <&ps_lw10>; + }; + + ps_isp_sys: power-controller@3c8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_sys"; + power-domains =3D <&ps_lw10>; + }; + + ps_venc_sys: power-controller@3d0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_sys"; + power-domains =3D <&ps_lw10>; + }; + + ps_dispext0_fe: power-controller@3d8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dispext0_fe"; + power-domains =3D <&ps_dispext0_sys>; + }; + + ps_dispext0_cpu: power-controller@3e0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dispext0_cpu"; + power-domains =3D <&ps_dispext0_fe>; + }; + + ps_trace_fab: power-controller@3e8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "trace_fab"; + }; + + ps_dispext1_fe: power-controller@3f0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dispext1_fe"; + power-domains =3D <&ps_dispext1_sys>; + }; + + ps_dispext1_cpu: power-controller@3f8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x3f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dispext1_cpu"; + power-domains =3D <&ps_dispext1_fe>; + }; + + ps_dptx_phy: power-controller@408 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x408 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dptx_phy"; + apple,always-on; + }; + + ps_avd_sys: power-controller@490 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x490 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "avd_sys"; + }; + + ps_ane_sys: power-controller@498 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x498 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ane_sys"; + }; + + ps_scodec: power-controller@4a0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "scodec"; + }; + + ps_scodec_stream: power-controller@4a8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "scodec_stream"; + power-domains =3D <&ps_scodec>; + }; + + ps_ioa3: power-controller@4b0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ioa3"; + apple,always-on; + }; + + ps_ls3: power-controller@4b8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ls3"; + apple,always-on; + power-domains =3D <&ps_ioa3>; + }; + + ps_lw30: power-controller@4c0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4c0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "lw30"; + apple,always-on; + power-domains =3D <&ps_ls3>; + }; + + ps_pmp: power-controller@4c8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4c8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pmp"; + }; + + ps_pms_sram: power-controller@4d0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4d0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "pms_sram"; + }; + + ps_lw31: power-controller@4d8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4d8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "lw31"; + apple,always-on; + power-domains =3D <&ps_ls3>; + }; + + ps_atc0_common: power-controller@4e0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4e0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc0_common"; + power-domains =3D <&ps_lw30>; + }; + + ps_atc1_common: power-controller@4e8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4e8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc1_common"; + power-domains =3D <&ps_lw30>; + }; + + ps_atc2_common: power-controller@4f0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4f0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc2_common"; + power-domains =3D <&ps_lw30>; + }; + + ps_atc3_common: power-controller@4f8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4f8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc3_common"; + power-domains =3D <&ps_lw30>; + }; + + ps_apcie_gp: power-controller@500 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x500 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "apcie_gp"; + power-domains =3D <&ps_lw31>; + }; + + ps_msr: power-controller@508 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x508 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "msr"; + power-domains =3D <&ps_lw31>; + }; + + ps_ans: power-controller@510 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x510 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "ans"; + power-domains =3D <&ps_lw31>; + }; + + ps_atc0_pcie: power-controller@518 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x518 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc0_pcie"; + power-domains =3D <&ps_atc0_common>; + }; + + ps_atc0_cio: power-controller@520 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x520 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc0_cio"; + power-domains =3D <&ps_atc0_common>; + }; + + ps_atc1_pcie: power-controller@528 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x528 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc1_pcie"; + power-domains =3D <&ps_atc1_common>; + }; + + ps_atc1_cio: power-controller@530 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x530 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc1_cio"; + power-domains =3D <&ps_atc1_common>; + }; + + ps_atc2_pcie: power-controller@538 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x538 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc2_pcie"; + power-domains =3D <&ps_atc2_common>; + }; + + ps_atc2_cio: power-controller@540 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x540 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc2_cio"; + power-domains =3D <&ps_atc2_common>; + }; + + ps_atc3_pcie: power-controller@548 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x548 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc3_pcie"; + power-domains =3D <&ps_atc3_common>; + }; + + ps_atc3_cio: power-controller@550 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x550 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc3_cio"; + power-domains =3D <&ps_atc3_common>; + }; + + ps_apcie_sys_gp: power-controller@558 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x558 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "apcie_sys_gp"; + power-domains =3D <&ps_apcie_gp>; + }; + + ps_msr_ase_core: power-controller@560 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x560 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "msr_ase_core"; + power-domains =3D <&ps_msr>; + }; + + ps_apcie_st: power-controller@568 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x568 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "apcie_st"; + power-domains =3D <&ps_ans>; + }; + + ps_atc0_cio_pcie: power-controller@570 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x570 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc0_cio_pcie"; + power-domains =3D <&ps_atc0_cio>; + }; + + ps_atc0_cio_usb: power-controller@578 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x578 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc0_cio_usb"; + power-domains =3D <&ps_atc0_cio>; + }; + + ps_atc1_cio_pcie: power-controller@580 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x580 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc1_cio_pcie"; + power-domains =3D <&ps_atc1_cio>; + }; + + ps_atc1_cio_usb: power-controller@588 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x588 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc1_cio_usb"; + power-domains =3D <&ps_atc1_cio>; + }; + + ps_atc2_cio_pcie: power-controller@590 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x590 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc2_cio_pcie"; + power-domains =3D <&ps_atc2_cio>; + }; + + ps_atc2_cio_usb: power-controller@598 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x598 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc2_cio_usb"; + power-domains =3D <&ps_atc2_cio>; + }; + + ps_atc3_cio_pcie: power-controller@5a0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x5a0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc3_cio_pcie"; + power-domains =3D <&ps_atc3_cio>; + }; + + ps_atc3_cio_usb: power-controller@5a8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x5a8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc3_cio_usb"; + power-domains =3D <&ps_atc3_cio>; + }; + + ps_apcie_sys_st: power-controller@5b0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x5b0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "apcie_sys_st"; + power-domains =3D <&ps_apcie_st>, <&ps_ans>; + }; + + ps_apcie_phy_sw: power-controller@5b8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x5b8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "apcie_phy_sw"; + apple,always-on; /* macOS does not turn this off */ + }; + + ps_sep: power-controller@c00 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xc00 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "sep"; + apple,always-on; + }; + + ps_isp_cpu: power-controller@4000 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_cpu"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_isp_fe: power-controller@4008 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_fe"; + power-domains =3D <&ps_isp_sys>; + }; + + ps_dprx: power-controller@4010 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "dprx"; + power-domains =3D <&ps_isp_fe>; + }; + + ps_isp_secure: power-controller@4018 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4018 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_secure"; + power-domains =3D <&ps_isp_fe>; + }; + + ps_isp_be: power-controller@4020 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4020 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_be"; + power-domains =3D <&ps_isp_fe>; + }; + + ps_isp_clr: power-controller@4028 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x4028 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "isp_clr"; + power-domains =3D <&ps_isp_be>; + }; + + ps_venc_dma: power-controller@8000 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x8000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_dma"; + power-domains =3D <&ps_venc_sys>; + }; + + ps_venc_pipe4: power-controller@8008 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x8008 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_pipe4"; + power-domains =3D <&ps_venc_dma>; + }; + + ps_venc_pipe5: power-controller@8010 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x8010 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_pipe5"; + power-domains =3D <&ps_venc_dma>; + }; + + ps_venc_me0: power-controller@8018 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x8018 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_me0"; + power-domains =3D <&ps_venc_dma>; + }; + + ps_venc_me1: power-controller@8020 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x8020 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "venc_me1"; + power-domains =3D <&ps_venc_me0>; + }; + + ps_disp_cpu: power-controller@10000 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x10000 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "disp_cpu"; + power-domains =3D <&ps_disp_fe>; + apple,min-state =3D <4>; + }; +}; + +&pmgr_mini { + ps_debug_gated: power-controller@0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "debug_gated"; + apple,always-on; + }; + + ps_nub_spmi0: power-controller@58 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x58 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "nub_spmi0"; + apple,always-on; + }; + + ps_nub_spmi1: power-controller@60 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x60 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "nub_spmi1"; + apple,always-on; + }; + + ps_nub_spmi2: power-controller@68 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x68 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "nub_spmi2"; + apple,always-on; + }; + + ps_nub_spmi_a0: power-controller@70 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x70 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "nub_spmi_a0"; + apple,always-on; + }; + + ps_nub_spmi_a1: power-controller@78 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x78 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "nub_spmi_a1"; + apple,always-on; + }; + + ps_nub_spi0: power-controller@88 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x88 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "nub_spi0"; + apple,always-on; + }; + + ps_nub_ocla: power-controller@90 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x90 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "nub_ocla"; + apple,always-on; + }; + + ps_nub_gpio: power-controller@98 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0x98 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "nub_gpio"; + apple,always-on; + }; + + ps_nub_sram: power-controller@a8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xa8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "nub_sram"; + apple,always-on; + }; + + ps_debug_switch: power-controller@b0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xb0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "debug_switch"; + apple,always-on; + }; + + ps_atc0_usb_aon: power-controller@b8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xb8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc0_usb_aon"; + }; + + ps_atc1_usb_aon: power-controller@c0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xc0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc1_usb_aon"; + }; + + ps_atc2_usb_aon: power-controller@c8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xc8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc2_usb_aon"; + }; + + ps_atc3_usb_aon: power-controller@d0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xd0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc3_usb_aon"; + }; + + ps_atc0_usb: power-controller@d8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xd8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc0_usb"; + power-domains =3D <&ps_atc0_usb_aon>, <&ps_atc0_common>; + }; + + ps_atc1_usb: power-controller@e0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xe0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc1_usb"; + power-domains =3D <&ps_atc1_usb_aon>, <&ps_atc1_common>; + }; + + ps_atc2_usb: power-controller@e8 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xe8 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc2_usb"; + power-domains =3D <&ps_atc2_usb_aon>, <&ps_atc2_common>; + }; + + ps_atc3_usb: power-controller@f0 { + compatible =3D "apple,t6030-pmgr-pwrstate", "apple,t8103-pmgr-pwrstate"; + reg =3D <0xf0 4>; + #power-domain-cells =3D <0>; + #reset-cells =3D <0>; + label =3D "atc3_usb"; + power-domains =3D <&ps_atc3_usb_aon>, <&ps_atc3_common>; + }; +}; + diff --git a/arch/arm64/boot/dts/apple/t6030.dtsi b/arch/arm64/boot/dts/app= le/t6030.dtsi new file mode 100644 index 000000000000..2a0e830e0cc1 --- /dev/null +++ b/arch/arm64/boot/dts/apple/t6030.dtsi @@ -0,0 +1,524 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Apple T6030 "M3 Pro" SoC + * + * Other names: H15J, "Lobos" + * + * Copyright The Asahi Linux Contributors + */ + +#include +#include +#include + +/ { + #address-cells =3D <2>; + #size-cells =3D <2>; + + cpus { + #address-cells =3D <2>; + #size-cells =3D <0>; + + cpu-map { + cluster0 { + core0 { + cpu =3D <&cpu_e00>; + }; + core1 { + cpu =3D <&cpu_e01>; + }; + core2 { + cpu =3D <&cpu_e02>; + }; + core3 { + cpu =3D <&cpu_e03>; + }; + core4 { + cpu =3D <&cpu_e04>; + }; + core5 { + cpu =3D <&cpu_e05>; + }; + }; + + cluster1 { + core0 { + cpu =3D <&cpu_p00>; + }; + core1 { + cpu =3D <&cpu_p01>; + }; + core2 { + cpu =3D <&cpu_p02>; + }; + core3 { + cpu =3D <&cpu_p03>; + }; + core4 { + cpu =3D <&cpu_p04>; + }; + core5 { + cpu =3D <&cpu_p05>; + }; + }; + }; + + cpu_e00: cpu@0 { + compatible =3D "apple,sawtooth"; + device_type =3D "cpu"; + reg =3D <0x0 0x0>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* to be filled by loader */ + next-level-cache =3D <&l2_cache_0>; + i-cache-size =3D <0x20000>; + d-cache-size =3D <0x10000>; + }; + + cpu_e01: cpu@1 { + compatible =3D "apple,sawtooth"; + device_type =3D "cpu"; + reg =3D <0x0 0x1>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* to be filled by loader */ + next-level-cache =3D <&l2_cache_0>; + i-cache-size =3D <0x20000>; + d-cache-size =3D <0x10000>; + }; + + cpu_e02: cpu@2 { + compatible =3D "apple,sawtooth"; + device_type =3D "cpu"; + reg =3D <0x0 0x2>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* to be filled by loader */ + next-level-cache =3D <&l2_cache_0>; + i-cache-size =3D <0x20000>; + d-cache-size =3D <0x10000>; + }; + + cpu_e03: cpu@3 { + compatible =3D "apple,sawtooth"; + device_type =3D "cpu"; + reg =3D <0x0 0x3>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* to be filled by loader */ + next-level-cache =3D <&l2_cache_0>; + i-cache-size =3D <0x20000>; + d-cache-size =3D <0x10000>; + }; + + cpu_e04: cpu@4 { + compatible =3D "apple,sawtooth"; + device_type =3D "cpu"; + reg =3D <0x0 0x4>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* to be filled by loader */ + next-level-cache =3D <&l2_cache_0>; + i-cache-size =3D <0x20000>; + d-cache-size =3D <0x10000>; + }; + + cpu_e05: cpu@5 { + compatible =3D "apple,sawtooth"; + device_type =3D "cpu"; + reg =3D <0x0 0x5>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* to be filled by loader */ + next-level-cache =3D <&l2_cache_0>; + i-cache-size =3D <0x20000>; + d-cache-size =3D <0x10000>; + }; + + cpu_p00: cpu@10100 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10100>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_1>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p01: cpu@10101 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10101>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_1>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p02: cpu@10102 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10102>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_1>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p03: cpu@10103 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10103>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_1>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p04: cpu@10104 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10104>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_1>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + cpu_p05: cpu@10105 { + compatible =3D "apple,everest"; + device_type =3D "cpu"; + reg =3D <0x0 0x10105>; + enable-method =3D "spin-table"; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + next-level-cache =3D <&l2_cache_1>; + i-cache-size =3D <0x30000>; + d-cache-size =3D <0x20000>; + }; + + l2_cache_0: l2-cache-0 { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + cache-size =3D <0x400000>; + }; + + l2_cache_1: l2-cache-1 { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + cache-size =3D <0x1000000>; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupt-parent =3D <&aic>; + interrupt-names =3D "phys", "virt", "hyp-phys", "hyp-virt"; + interrupts =3D , + , + , + ; + }; + + clkref: clock-ref { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <24000000>; + clock-output-names =3D "clkref"; + }; + + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + }; + + soc: soc { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + + ranges; + nonposted-mmio; + /* Required to get >32-bit DMA via DARTs */ + dma-ranges =3D <0 0 0 0 0xffffffff 0xffffc000>; + + i2c1: i2c@289014000 { + compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; + reg =3D <0x2 0x89014000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + pinctrl-0 =3D <&i2c1_pins>; + pinctrl-names =3D "default"; + #address-cells =3D <0x1>; + #size-cells =3D <0x0>; + power-domains =3D <&ps_i2c1>; + status =3D "disabled"; + }; + + i2c2: i2c@289018000 { + compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; + reg =3D <0x2 0x89018000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + pinctrl-0 =3D <&i2c2_pins>; + pinctrl-names =3D "default"; + #address-cells =3D <0x1>; + #size-cells =3D <0x0>; + power-domains =3D <&ps_i2c2>; + status =3D "disabled"; + }; + + i2c3: i2c@28901c000 { + compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; + reg =3D <0x2 0x8901c000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + pinctrl-0 =3D <&i2c3_pins>; + pinctrl-names =3D "default"; + #address-cells =3D <0x1>; + #size-cells =3D <0x0>; + power-domains =3D <&ps_i2c3>; + status =3D "disabled"; + }; + + i2c4: i2c@289020000 { + compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; + reg =3D <0x2 0x89020000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + pinctrl-0 =3D <&i2c4_pins>; + pinctrl-names =3D "default"; + #address-cells =3D <0x1>; + #size-cells =3D <0x0>; + power-domains =3D <&ps_i2c4>; + status =3D "disabled"; + }; + + i2c6: i2c@289028000 { + compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; + reg =3D <0x2 0x89028000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + pinctrl-0 =3D <&i2c6_pins>; + pinctrl-names =3D "default"; + #address-cells =3D <0x1>; + #size-cells =3D <0x0>; + power-domains =3D <&ps_i2c6>; + status =3D "disabled"; + }; + + i2c8: i2c@289030000 { + compatible =3D "apple,t6030-i2c", "apple,t8103-i2c"; + reg =3D <0x2 0x89030000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + pinctrl-0 =3D <&i2c8_pins>; + pinctrl-names =3D "default"; + #address-cells =3D <0x1>; + #size-cells =3D <0x0>; + power-domains =3D <&ps_i2c8>; + status =3D "disabled"; + }; + + fpwm0: pwm@289040000 { + compatible =3D "apple,t6030-fpwm", "apple,s5l-fpwm"; + reg =3D <0x2 0x89040000 0x0 0x4000>; + power-domains =3D <&ps_fpwm0>; + clocks =3D <&clkref>; + #pwm-cells =3D <2>; + status =3D "disabled"; + }; + + pmgr_gfx: power-management@290e80000 { + compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x2 0x90e80000 0 0x4000>; + /* child nodes are added in t6030-pmgr.dtsi */ + }; + + serial0: serial@289200000 { + compatible =3D "apple,s5l-uart"; + reg =3D <0x2 0x89200000 0x0 0x1000>; + reg-io-width =3D <4>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + /* + * TODO: figure out the clocking properly, there may + * be a third selectable clock. + */ + clocks =3D <&clkref>, <&clkref>; + clock-names =3D "uart", "clk_uart_baud0"; + power-domains =3D <&ps_uart0>; + status =3D "disabled"; + }; + + pinctrl_ap: pinctrl@347100000 { + compatible =3D "apple,t6030-pinctrl", "apple,t8103-pinctrl"; + reg =3D <0x3 0x47100000 0x0 0x4000>; + + interrupt-parent =3D <&aic>; + interrupts =3D , + , + , + , + , + , + ; + + power-domains =3D <&ps_gpio>; + + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&pinctrl_ap 0 0 224>; + apple,npins =3D <224>; + + interrupt-controller; + #interrupt-cells =3D <2>; + + i2c1_pins: i2c1-pins { + pinmux =3D , + ; + }; + + i2c2_pins: i2c2-pins { + pinmux =3D , + ; + }; + + i2c3_pins: i2c3-pins { + pinmux =3D , + ; + }; + + i2c4_pins: i2c4-pins { + pinmux =3D , + ; + }; + + i2c6_pins: i2c6-pins { + pinmux =3D , + ; + }; + + i2c8_pins: i2c8-pins { + pinmux =3D , + ; + }; + }; + + pmgr: power-management@350700000 { + compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x3 0x50700000 0 0x14000>; + /* child nodes are added in t6030-pmgr.dtsi */ + }; + + aic: interrupt-controller@351000000 { + compatible =3D "apple,t6030-aic3", "apple,t8122-aic3"; + #interrupt-cells =3D <3>; + interrupt-controller; + + reg =3D <0x3 0x51000000 0x0 0x184000>, + <0x3 0x51040000 0x0 0x4000>; + reg-names =3D "core", "event"; + power-domains =3D <&ps_aic>; + }; + + pinctrl_nub: pinctrl@3641f0000 { + compatible =3D "apple,t6030-pinctrl", "apple,t8103-pinctrl"; + reg =3D <0x3 0x641f0000 0x0 0x4000>; + + interrupt-parent =3D <&aic>; + interrupts =3D , + , + , + , + , + , + ; + + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&pinctrl_nub 0 0 37>; + apple,npins =3D <37>; + + interrupt-controller; + #interrupt-cells =3D <2>; + }; + + pmgr_mini: power-management@364280000 { + compatible =3D "apple,t6030-pmgr", "apple,t8103-pmgr", "syscon", "simpl= e-mfd"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + reg =3D <0x3 0x64280000 0 0x4000>; + /* child nodes are added in t6030-pmgr.dtsi */ + }; + + wdt: watchdog@3642b0000 { + compatible =3D "apple,t6030-wdt", "apple,t8103-wdt"; + reg =3D <0x3 0x642b0000 0x0 0x4000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + }; + + pinctrl_smc: pinctrl@36c820000 { + compatible =3D "apple,t6030-pinctrl", "apple,t8103-pinctrl"; + reg =3D <0x3 0x6c820000 0x0 0x4000>; + + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&pinctrl_smc 0 0 18>; + apple,npins =3D <18>; + + interrupt-controller; + #interrupt-cells =3D <2>; + interrupt-parent =3D <&aic>; + interrupts =3D , + , + , + , + , + , + ; + }; + + pinctrl_aop: pinctrl@374824000 { + compatible =3D "apple,t6030-pinctrl", "apple,t8103-pinctrl"; + reg =3D <0x3 0x74824000 0x0 0x4000>; + + interrupt-parent =3D <&aic>; + interrupts =3D , + , + , + , + , + , + ; + + clocks =3D <&clkref>; + + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&pinctrl_aop 0 0 54>; + apple,npins =3D <54>; + + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; +}; + +#include "t6030-pmgr.dtsi" --=20 2.54.0