From nobody Sat Jul 25 19:28:42 2026 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1F1D646AF27 for ; Tue, 14 Jul 2026 13:05:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784034314; cv=none; b=PcxYOhSEdUaGQFIwW178WCUTxzmDGzpNinWdN2krfsvfS7LshnF5X8T5iuSq//PErnj3SClxQGeo5mwJbA5k67bmYCAlVZkIjinxTLoPIpfACnMT9nb0a8slkApHzyWdE99FvPasAcEPmhhMsiTdqXe3pgHyUA+BsawP0ZhTSFI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784034314; c=relaxed/simple; bh=236unSeVwnwnwtnjaBsb30cBdIDCZYuX+cT8wVq+Nds=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ghtfJognhdUWZctVtKCQOJxfKpNAXYWMjwOIwzjCMln+fulXEMlNkJfb0J1ihhFE3hK7rT8QyoCtle/MlSGs2JA7AnPmd/59TH6Y1FKjUlVveezlS4N3smj9eYUxCxYxW3ZCYK8oHsIlRIiIQsr+XUzrP3g7LcqXtNAeRVw9szs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Efp+9Rb1; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Efp+9Rb1" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-4799b3f7c83so3260023f8f.2 for ; Tue, 14 Jul 2026 06:05:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784034310; x=1784639110; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=3VsQ/KzpbmIPz/ijHmyGGKeW2JGVH1BkLtqfTcLEshA=; b=Efp+9Rb1qCcFdBUS6dI1xDjyCmHfN1Br8T8He+aHgHo/5XXK3YTcVeHsfJgtdsXTpE V5BUoKduBQca/qWIn7Tsz/PUQi180XgT6CsY4s3Nh1YQadqt0csXBPu1WylaL2pS+wBL 0WTua4FFoPuxxahpgt24ljboaMvmgjeqq0MMdZ5nC/6NTzKGpc42GsnVfzvQcqxAukS0 A73WS57hM/uW0NTqWHtLGbQHuiIukPo5tvmrkR1K1LTAN2w3hjwD4gUtxntXI6ru8kez qhd4p+R6TVc70jhgtdjOV8shhpEhP1iSpazdKsh8bOxDtiCCYyo55QG8Gk1BCy0tK9Zi Ywfg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784034310; x=1784639110; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=3VsQ/KzpbmIPz/ijHmyGGKeW2JGVH1BkLtqfTcLEshA=; b=lUyZ3ywp2VoOegIoWPNSFKF4UFXf+/JwsL/hTFi16AiINTXZemtqYFpa5zR+V9pSjP XFL9z/LTWb7xDEYnyxtXNE95IH3i1pD53+I1poxbjIbEAQuekPG8eTxTKXkn+FcRRl3M SYVXDR8YUcH5bNiUYX1Pgz6fWduofeES8FKGPGr2KIheIUORe5S0H/PO1gUePLwrUb1S LIi7DjvTO/5wYzvQNwsInXBiH8N08qcUoR/0aeRSI4et9JIrDYXBvsDI/9jxuKtYZ47V 7QjmvcZP3yX6/QGsKVFVVtuWVfaGRVLLGrJYPbNblUrhum9FVWbzYQXyurOsrO30RT0Q dXvQ== X-Forwarded-Encrypted: i=1; AHgh+RofDdYGaXAxHCQYBbVxSe3G/DAROSQPNgrTYuyx57PXNvYY1c8ciC0lSQOqCZ6skO6Kc6UK88ppbZd0OPk=@vger.kernel.org X-Gm-Message-State: AOJu0Yx02bm4KB+FyvqmBXmWLLBVsVpzfFGHhURq98GvOTMjnpckUfOF TlIVYHorjjZqlLwDkDpe1xxmCkEKQKWJKNxKWEPq9bPAcb6tUGP0eI4l X-Gm-Gg: AfdE7ckv3C6WkAU99O/zQL5T9bLS74uDt7+XMlf4eCNNCkynd95LDXMZidzKVdej0SY 8pYeXozMlF6+zOEAfNczVQd6yUnH1F+vmurdi8DOOZq2AM0V7nTJZRw3cC6A8PcXfrzrKeb0OQ5 72Q4RQcDyAWV4zRY7xs5RaFW2IoDAebca5/cdM96RCcOJ0vqUPNpRuXQA4/kW1Vn1s95QbBRELP sdEinKsrlX/ct5vETGkltXcvBfxzhHLluSlSCmf1+06xjMKqfOVaNReiLcXBOkTIe/0XmuirlZ3 btmAcAs+B/qmoIOyyRJGMLl0K2I36FZkFtPB5RfxmtPgsLcLPfq5csRWb4Cs/WYG8FlExUT/B/Y ufh1sPMxsJvaGk8TAktDzqRNfHTXkY911IAkVZhbyKkoi4jU/Rt67UwMabQQUVrDBXgYcT9RHCi iOrfjld2LdMRqnUKLIJHOlqf4/5fd/4Q== X-Received: by 2002:a5d:59c9:0:b0:472:edc7:b4c9 with SMTP id ffacd0b85a97d-47f2dce91aemr14973551f8f.38.1784034310061; Tue, 14 Jul 2026 06:05:10 -0700 (PDT) Received: from localhost.localdomain ([151.27.210.52]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-47f464c30a9sm7670107f8f.31.2026.07.14.06.05.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jul 2026 06:05:09 -0700 (PDT) From: Oleksii Onchul To: Bjorn Andersson , Konrad Dybcio Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Oleksii Onchul , Krzysztof Kozlowski Subject: [PATCH v2 1/2] dt-bindings: arm: qcom: Add Xiaomi 11 Lite 5G NE Date: Tue, 14 Jul 2026 14:58:05 +0200 Message-ID: <20260714125806.310708-2-oleksiionchul@gmail.com> X-Mailer: git-send-email 2.55.0 In-Reply-To: <20260714125806.310708-1-oleksiionchul@gmail.com> References: <20260714125806.310708-1-oleksiionchul@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the compatible for the Xiaomi 11 Lite 5G NE, codenamed lisa, which is based on the Qualcomm SM7325 SoC. Signed-off-by: Oleksii Onchul Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/arm/qcom.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentatio= n/devicetree/bindings/arm/qcom.yaml index 0b4c17419..494d1425d 100644 --- a/Documentation/devicetree/bindings/arm/qcom.yaml +++ b/Documentation/devicetree/bindings/arm/qcom.yaml @@ -1080,6 +1080,7 @@ properties: - enum: - motorola,dubai - nothing,spacewar + - xiaomi,lisa - xiaomi,taoyao - const: qcom,sm7325 =20 --=20 2.55.0 From nobody Sat Jul 25 19:28:42 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 629CD46AF3E for ; Tue, 14 Jul 2026 13:05:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784034316; cv=none; b=FTZaff/Bye0wDBuLsBQl1VaslWIxMjaQfB/ggTCRF8tIgLXFZ8PC0+3aucuLXACxOC/WEX2PCm5T7zVct9saY123gySoLFcn54tjBmEMWKLeidPAtAW1ZO+JcNopV7HuWUCT8SU4clCjq0s2/DD8XwmxDguXFqo3hkFAh2rXWC8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784034316; c=relaxed/simple; bh=C0ZEVXGLZrjvL0UNYcpR1gBGFBuhTppwSNTSJ+Di5WU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=hM2ViAbP1YrPqKzRhL9ufZDTZ5cQc7XKTsvvxF90XeKgJpuKTUGEdJHtMXk/2mXAhtgb6AbtJ3jiDuwVyhn9apoS4Lx3awiBK2igQmP6B1wCntTZcSW8zd3xVDt9+50sbH4D+DHtgALaruvsJ2cXwFYLHIjF+tE7VzxOslH7IA4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=XeCmAT/p; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="XeCmAT/p" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-490cf322ed0so31366505e9.1 for ; Tue, 14 Jul 2026 06:05:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784034311; x=1784639111; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=KEPsVtxqdVz89zFNyLuUKEXH2CpdrmX7g7K48xS61nM=; b=XeCmAT/ph2v4vsbwK+m6t6iCWxqHCFQvyvcC9WderVmTsv3ARERYki9uhuMuTyxFu1 ml4STDSo8T9CsXmDxwaQ1ZbG3m2OP7GpDg7G0yOk/kmxQhhymAA6HrMB87Pth+GDhD5W i+tCSEV+ibg3fROIDAQxcXz9G4FY3IAvb36SwcC149v6YH+WYTNEhEd9IqRg2mGcRwYw /tYmI9KsXiIl/cW3CMHiS3pMehFbPb33UtMVnBreMz+xxvO+7wG+cuInhyStI2cCYFWj EKh/bcr5CwgW0ga7wXWZicTofWC79m9eLwYgILXLpvURoTOAhuQrAGNiWsBbQ9H2+/ZJ JExg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784034311; x=1784639111; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=KEPsVtxqdVz89zFNyLuUKEXH2CpdrmX7g7K48xS61nM=; b=Eyu4S9Rt8SVmH4ypz8bQ1e6UbSI1iVvT9bXyONzVDWHjh8xbIcwPiLufFV3B1ZUJsy O7m1bJtWmhaQeNcIGc/N6bieJy2ftAjOj5BlF1G+Ba4hdZFV20aGdX/XWR2og/YW9bU+ ozc33wnOcyJvXh4ypzY+1YO2lSf5vhUjm/iSxWdD4ITW/oRBtgtu+rDEkkWmteS682eZ Kabh6CeayMZMOqdJxSH1nIKoDqOt6cYXgGZAT5h+tJUrgjFh1I2KLIF70QY7WU5+KiLB RHqumV4oiTbQGHEdGV2/X54vM4Vyv+innk06Xcy2VQkl0lY8ja8DMsbN29QiLg5OBmVL OHYQ== X-Forwarded-Encrypted: i=1; AHgh+Rrh8US6M2ub6ytCPjPu7j8xRgvgGXPVWkfRAQa1jx/BeTAj/KQsV03pf8tp62OTAMECQ1nuzeQ0ESJJCEE=@vger.kernel.org X-Gm-Message-State: AOJu0Yx3Re5xb7s1UgIMILHDwshYbeI3oMHbTP0ECouHhPFV9+WkyEc4 caKIWDEAbwTxyWY+Yt9r2EfYv9c7Q717weZQEOl1tYKS2GLjQEv1Qvqt X-Gm-Gg: AfdE7ck3p1V/i0m+mNzjvGsBaVdWHZRXrq2bgN1E8APWXV5T4RLAB2XcUKkFztDIvCE GdrjWLZVmEELJfyKBjAK+B3PEoHc5STTpOGZ9zHP4AAS4bbBIONUynK2J+ma5TAgxqFMu3iYbsT uH6erykOUv95t6Y/pKoxLkWUU5pLktS4/XSQPRKLWgVXI96irUzoyO2MeqomTn2M5bW6yHC/3ug n5FCMq8hdeVX7ZUSHhKL/VvE22FXvxYtWRXfy3BhY+pyHbp4Ktz1K9EnTjBVFapOVrBS8RPUzEw ydAJQOAOMx/G4UPZpXX1w/kFsaHhDQ6VkzKHtxFLqcbQyGGWLgYXwXJwUB9bC7RZDUlFsAzt5IV c2Sulbsdl6h+smBdKxyZ7kbizzR+ZAiBDQmJjhBoCImwXq4v5FcC2bsWq7L3VhDiRiK8Jwb3ybM 7+eGfjTVl4yaMb9ReH3mVxlHPNjGI28WHMyGvvqeR7 X-Received: by 2002:a05:600c:4693:b0:493:a6b7:cae5 with SMTP id 5b1f17b1804b1-493f883173fmr134917835e9.28.1784034311215; Tue, 14 Jul 2026 06:05:11 -0700 (PDT) Received: from localhost.localdomain ([151.27.210.52]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-47f464c30a9sm7670107f8f.31.2026.07.14.06.05.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jul 2026 06:05:10 -0700 (PDT) From: Oleksii Onchul To: Bjorn Andersson , Konrad Dybcio Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Oleksii Onchul Subject: [PATCH v2 2/2] arm64: dts: qcom: Add Xiaomi 11 Lite 5G NE Date: Tue, 14 Jul 2026 14:58:06 +0200 Message-ID: <20260714125806.310708-3-oleksiionchul@gmail.com> X-Mailer: git-send-email 2.55.0 In-Reply-To: <20260714125806.310708-1-oleksiionchul@gmail.com> References: <20260714125806.310708-1-oleksiionchul@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add initial support for the Xiaomi 11 Lite 5G NE, codenamed lisa. The supported hardware includes regulators, UFS, USB, GPU, remote processors, Wi-Fi, Bluetooth, touchscreen, flash LED, thermal sensors and the hardware buttons. Signed-off-by: Oleksii Onchul Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/Makefile | 1 + .../boot/dts/qcom/sm7325-xiaomi-lisa.dts | 1106 +++++++++++++++++ 2 files changed, 1107 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/sm7325-xiaomi-lisa.dts diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index e05414290..c25ac4954 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -355,6 +355,7 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D sm7325-motorola-dubai.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm7325-motorola-dubai-csot.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm7325-motorola-dubai-tianma.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm7325-nothing-spacewar.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D sm7325-xiaomi-lisa.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm7325-xiaomi-taoyao.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm8150-hdk.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm8150-microsoft-surface-duo.dtb diff --git a/arch/arm64/boot/dts/qcom/sm7325-xiaomi-lisa.dts b/arch/arm64/b= oot/dts/qcom/sm7325-xiaomi-lisa.dts new file mode 100644 index 000000000..71680f467 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/sm7325-xiaomi-lisa.dts @@ -0,0 +1,1106 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) 2024, Jens Reidel + * Copyright (c) 2026, Oleksii Onchul + */ + +/dts-v1/; + +#include +#include +#include +#include +#include +#include +#include + +#include "sm7325.dtsi" +#include "pm7325.dtsi" +#include "pm8350b.dtsi" /* PM7325B */ +#include "pm8350c.dtsi" /* PM7350C */ +#include "pmk8350.dtsi" /* PMK7325 */ + +/* The following reserved memory regions have different addresses or sizes= */ +/delete-node/ &adsp_mem; +/delete-node/ &adsp_rpc_remote_heap_mem; +/delete-node/ &cdsp_mem; +/delete-node/ &rmtfs_mem; + +/ { + model =3D "Xiaomi 11 Lite 5G NE"; + compatible =3D "xiaomi,lisa", "qcom,sm7325"; + chassis-type =3D "handset"; + + aliases { + serial0 =3D &uart5; + serial1 =3D &uart7; + }; + + chosen { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + stdout-path =3D "serial0:115200n8"; + + framebuffer0: framebuffer { + compatible =3D "simple-framebuffer"; + memory-region =3D <&framebuffer_mem>; + width =3D <1080>; + height =3D <2400>; + stride =3D <(1080 * 4)>; + format =3D "a8r8g8b8"; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + power-domains =3D <&dispcc DISP_CC_MDSS_CORE_GDSC>; + }; + }; + + gpio-keys { + compatible =3D "gpio-keys"; + + pinctrl-0 =3D <&volume_up_default>; + pinctrl-names =3D "default"; + + key-volume-up { + label =3D "Volume Up"; + gpios =3D <&pm7325_gpios 6 GPIO_ACTIVE_LOW>; + linux,code =3D ; + }; + }; + + pmic-glink { + compatible =3D "qcom,sm7325-pmic-glink", + "qcom,qcm6490-pmic-glink", + "qcom,pmic-glink"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + orientation-gpios =3D <&tlmm 140 GPIO_ACTIVE_HIGH>; + + connector@0 { + compatible =3D "usb-c-connector"; + reg =3D <0>; + power-role =3D "dual"; + data-role =3D "dual"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + pmic_glink_hs_in: endpoint { + remote-endpoint =3D <&usb_1_dwc3_hs>; + }; + }; + + port@2 { + reg =3D <2>; + + pmic_glink_sbu: endpoint { + remote-endpoint =3D <&fsa4480_sbu_mux>; + }; + }; + }; + }; + }; + + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + cdsp_secure_heap_mem: cdsp-secure-heap@81800000 { + reg =3D <0x0 0x81800000 0x0 0x1e00000>; + no-map; + }; + + adsp_mem: adsp@86700000 { + reg =3D <0x0 0x86700000 0x0 0x4000000>; + no-map; + }; + + /* Mainline video_mem is downstream cvp_mem */ + real_video_mem: video@8ad00000 { + reg =3D <0x0 0x8ad00000 0x0 0x500000>; + no-map; + }; + + ipa_gsi_mem: ipa-gsi@8b710000 { + reg =3D <0x0 0x8b710000 0x0 0xa000>; + no-map; + }; + + cdsp_mem: cdsp@9c700000 { + reg =3D <0x0 0x9c700000 0x0 0x1e00000>; + no-map; + }; + + adsp_rpc_remote_heap_mem: adsp-rpc-remote-heap@9e500000 { + reg =3D <0x0 0x9e500000 0x0 0x800000>; + no-map; + }; + + ramoops@a9000000 { + compatible =3D "ramoops"; + reg =3D <0x0 0xa9000000 0x0 0x200000>; + pmsg-size =3D <0x200000>; + ecc-size =3D <16>; + mem-type =3D <2>; + }; + + removed_mem: removed@c0000000 { + reg =3D <0x0 0xc0000000 0x0 0x5100000>; + no-map; + }; + + pil_trustedvm_mem: pil-trustedvm-region@d0800000 { + reg =3D <0x0 0xd0800000 0x0 0x76f7000>; + no-map; + }; + + qrtr_shmem: qrtr-shmem@d7ef7000 { + reg =3D <0x0 0xd7ef7000 0x0 0x9000>; + no-map; + }; + + neuron_block_0_mem: neuron-block@d7f00000 { + reg =3D <0x0 0xd7f00000 0x0 0x80000>; + no-map; + }; + + neuron_block_1_mem: neuron-block@d7f80000 { + reg =3D <0x0 0xd7f80000 0x0 0x80000>; + no-map; + }; + + framebuffer_mem: framebuffer@e1000000 { + reg =3D <0x0 0xe1000000 0x0 (1080 * 2400 * 4)>; + no-map; + }; + + rmtfs_mem: rmtfs@ef500000 { + compatible =3D "qcom,rmtfs-mem"; + reg =3D <0x0 0xef500000 0x0 0x280000>; + no-map; + + qcom,client-id =3D <1>; + qcom,vmid =3D , + ; + }; + }; + + vph_pwr: vph-pwr-regulator { + compatible =3D "regulator-fixed"; + regulator-name =3D "vph_pwr"; + regulator-min-microvolt =3D <3700000>; + regulator-max-microvolt =3D <3700000>; + }; + + /* S2B is really ebi.lvl but it's there for supply map completeness sake.= */ + vreg_s2b_0p7: smpa3-regulator { + compatible =3D "regulator-fixed"; + regulator-name =3D "vreg_s2b_0p7"; + + regulator-min-microvolt =3D <700000>; + regulator-max-microvolt =3D <700000>; + regulator-always-on; + vin-supply =3D <&vph_pwr>; + }; +}; + +&apps_rsc { + regulators-0 { + compatible =3D "qcom,pm7325-rpmh-regulators"; + qcom,pmic-id =3D "b"; + + vdd-s1-supply =3D <&vph_pwr>; + vdd-s2-supply =3D <&vph_pwr>; + vdd-s7-supply =3D <&vph_pwr>; + vdd-s8-supply =3D <&vph_pwr>; + + vdd-l1-l4-l12-l15-supply =3D <&vreg_s7b_0p952>; + vdd-l2-l7-supply =3D <&vreg_bob>; + vdd-l3-supply =3D <&vreg_s2b_0p7>; + vdd-l5-supply =3D <&vreg_s2b_0p7>; + vdd-l6-l9-l10-supply =3D <&vreg_s8b_1p256>; + vdd-l8-supply =3D <&vreg_s7b_0p952>; + vdd-l11-l17-l18-l19-supply =3D <&vreg_s1b_1p856>; + vdd-l13-supply =3D <&vreg_s7b_0p952>; + vdd-l14-l16-supply =3D <&vreg_s8b_1p256>; + + /* + * S2, L4-L5 are ARCs: + * S2 - ebi.lvl, + * L4 - lmx.lvl, + * l5 - lcx.lvl. + * + * L10 are unused. + */ + + vdd19_pmu_rfa_i: + vreg_s1b_1p856: smps1 { + regulator-name =3D "vreg_s1b_1p856"; + regulator-min-microvolt =3D <1840000>; + regulator-max-microvolt =3D <2040000>; + }; + + vreg_s7b_0p952: smps7 { + regulator-name =3D "vreg_s7b_0p952"; + regulator-min-microvolt =3D <535000>; + regulator-max-microvolt =3D <1120000>; + }; + + vdd13_pmu_rfa_i: + vreg_s8b_1p256: smps8 { + regulator-name =3D "vreg_s8b_1p256"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1500000>; + regulator-initial-mode =3D ; + }; + + vreg_l1b_0p912: ldo1 { + regulator-name =3D "vreg_l1b_0p912"; + regulator-min-microvolt =3D <825000>; + regulator-max-microvolt =3D <925000>; + regulator-initial-mode =3D ; + }; + + vdd_a_usbhs_3p1: + vreg_l2b_3p072: ldo2 { + regulator-name =3D "vreg_l2b_3p072"; + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vreg_l3b_0p6: ldo3 { + regulator-name =3D "vreg_l3b_0p6"; + regulator-min-microvolt =3D <312000>; + regulator-max-microvolt =3D <910000>; + regulator-initial-mode =3D ; + }; + + vdd_a_dsi_0_1p2: + vdd_a_ufs_0_1p2: + vreg_l6b_1p2: ldo6 { + regulator-name =3D "vreg_l6b_1p2"; + regulator-min-microvolt =3D <1140000>; + regulator-max-microvolt =3D <1260000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l7b_2p96: ldo7 { + regulator-name =3D "vreg_l7b_2p96"; + /* Constrained for UFS VCC, at least until UFS driver scales voltage */ + regulator-min-microvolt =3D <2952000>; + regulator-max-microvolt =3D <2952000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l8b_0p904: ldo8 { + regulator-name =3D "vreg_l8b_0p904"; + regulator-min-microvolt =3D <870000>; + regulator-max-microvolt =3D <970000>; + regulator-initial-mode =3D ; + }; + + vreg_l9b_1p2: ldo9 { + regulator-name =3D "vreg_l9b_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1304000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l11b_1p776: ldo11 { + regulator-name =3D "vreg_l11b_1p776"; + regulator-min-microvolt =3D <1504000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + }; + + vreg_l12b_0p8: ldo12 { + regulator-name =3D "vreg_l12b_0p8"; + regulator-min-microvolt =3D <751000>; + regulator-max-microvolt =3D <824000>; + regulator-initial-mode =3D ; + }; + + vreg_l13b_0p8: ldo13 { + regulator-name =3D "vreg_l13b_0p8"; + regulator-min-microvolt =3D <530000>; + regulator-max-microvolt =3D <824000>; + regulator-initial-mode =3D ; + }; + + vreg_l14b_1p2: ldo14 { + regulator-name =3D "vreg_l14b_1p2"; + regulator-min-microvolt =3D <1080000>; + regulator-max-microvolt =3D <1304000>; + regulator-initial-mode =3D ; + }; + + vreg_l15b_0p88: ldo15 { + regulator-name =3D "vreg_l15b_0p88"; + regulator-min-microvolt =3D <765000>; + regulator-max-microvolt =3D <1020000>; + regulator-initial-mode =3D ; + }; + + vreg_l16b_1p2: ldo16 { + regulator-name =3D "vreg_l16b_1p2"; + regulator-min-microvolt =3D <1100000>; + regulator-max-microvolt =3D <1300000>; + regulator-initial-mode =3D ; + }; + + vreg_l17b_1p8: ldo17 { + regulator-name =3D "vreg_l17b_1p8"; + regulator-min-microvolt =3D <1700000>; + regulator-max-microvolt =3D <1900000>; + regulator-initial-mode =3D ; + }; + + vreg_l18b_1p8: ldo18 { + regulator-name =3D "vreg_l18b_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + }; + + vreg_l19b_1p8: ldo19 { + regulator-name =3D "vreg_l19b_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + }; + }; + + regulators-1 { + compatible =3D "qcom,pm8350c-rpmh-regulators"; + qcom,pmic-id =3D "c"; + + vdd-s1-supply =3D <&vph_pwr>; + vdd-s2-supply =3D <&vph_pwr>; + vdd-s5-supply =3D <&vph_pwr>; + vdd-s7-supply =3D <&vph_pwr>; + vdd-s9-supply =3D <&vph_pwr>; + vdd-s10-supply =3D <&vph_pwr>; + + vdd-l1-l12-supply =3D <&vreg_s1b_1p856>; + vdd-l2-l8-supply =3D <&vreg_s1b_1p856>; + vdd-l3-l4-l5-l7-l13-supply =3D <&vreg_bob>; + vdd-l6-l9-l11-supply =3D <&vreg_bob>; + vdd-l10-supply =3D <&vreg_s7b_0p952>; + + vdd-bob-supply =3D <&vph_pwr>; + + /* + * S2, S5, S7, S10 are ARCs: + * S2 - cx.lvl, + * S5 - mss.lvl, + * S7 - gfx.lvl, + * S10 - mx.lvl. + */ + + vreg_s1c_2p2: smps1 { + regulator-name =3D "vreg_s1c_2p2"; + regulator-min-microvolt =3D <2190000>; + regulator-max-microvolt =3D <2210000>; + }; + + vreg_s9c_0p676: smps9 { + regulator-name =3D "vreg_s9c_0p676"; + regulator-min-microvolt =3D <1010000>; + regulator-max-microvolt =3D <1170000>; + }; + + vdd_a_usbhs_1p8: + vdd_qfprom: + vreg_l1c_1p8: ldo1 { + regulator-name =3D "vreg_l1c_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1980000>; + regulator-initial-mode =3D ; + }; + + vreg_l2c_1p8: ldo2 { + regulator-name =3D "vreg_l2c_1p8"; + regulator-min-microvolt =3D <1620000>; + regulator-max-microvolt =3D <1980000>; + regulator-initial-mode =3D ; + }; + + vreg_l4c_1p8_3p0: ldo4 { + regulator-name =3D "vreg_l4c_1p8_3p0"; + regulator-min-microvolt =3D <1620000>; + regulator-max-microvolt =3D <3300000>; + regulator-initial-mode =3D ; + }; + + vreg_l5c_1p8_3p0: ldo5 { + regulator-name =3D "vreg_l5c_1p8_3p0"; + regulator-min-microvolt =3D <1620000>; + regulator-max-microvolt =3D <3300000>; + regulator-initial-mode =3D ; + }; + + vreg_l6c_2p96: ldo6 { + regulator-name =3D "vreg_l6c_2p96"; + regulator-min-microvolt =3D <1650000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vreg_l7c_3p0: ldo7 { + regulator-name =3D "vreg_l7c_3p0"; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vreg_l8c_1p8: ldo8 { + regulator-name =3D "vreg_l8c_1p8"; + regulator-min-microvolt =3D <1620000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + regulator-always-on; + }; + + vreg_l9c_2p96: ldo9 { + regulator-name =3D "vreg_l9c_2p96"; + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vdd_a_dsi_0_0p9: + vdd_a_dsi_0_pll_0p9: + vdd_a_ufs_0_core: + vdd_a_usbhs_core: + vreg_l10c_0p88: ldo10 { + regulator-name =3D "vreg_l10c_0p88"; + regulator-min-microvolt =3D <720000>; + regulator-max-microvolt =3D <1050000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l11c_2p8: ldo11 { + regulator-name =3D "vreg_l11c_2p8"; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vreg_l12c_1p8: ldo12 { + regulator-name =3D "vreg_l12c_1p8"; + regulator-min-microvolt =3D <1650000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + }; + + vreg_l13c_3p0: ldo13 { + regulator-name =3D "vreg_l13c_3p0"; + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vdd_flash: + vdd_iris_rgb: + vdd_mic_bias: + vreg_bob: bob { + regulator-name =3D "vreg_bob"; + regulator-min-microvolt =3D <3008000>; + regulator-max-microvolt =3D <3960000>; + regulator-initial-mode =3D ; + }; + }; +}; + +&gcc { + protected-clocks =3D , + , + , + , + , + , + , + , + , + , + , + , + ; +}; + +&gpi_dma0 { + status =3D "okay"; +}; + +&gpi_dma1 { + status =3D "okay"; +}; + +&gpu { + status =3D "okay"; +}; + +&gpu_zap_shader { + firmware-name =3D "qcom/sm7325/xiaomi/lisa/a660_zap.mbn"; +}; + +&i2c1 { + clock-frequency =3D <100000>; + status =3D "okay"; + + pm8008: pmic@8 { + compatible =3D "qcom,pm8008"; + reg =3D <0x8>; + + interrupts-extended =3D <&tlmm 25 IRQ_TYPE_EDGE_RISING>; + reset-gpios =3D <&pm8350c_gpios 3 GPIO_ACTIVE_LOW>; + + vdd-l1-l2-supply =3D <&vreg_s8b_1p256>; + vdd-l3-l4-supply =3D <&vreg_bob>; + vdd-l5-supply =3D <&vreg_s1b_1p856>; + vdd-l6-supply =3D <&vreg_bob>; + vdd-l7-supply =3D <&vreg_bob>; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pm8008_int_default>, <&pm8008_reset_n_default>; + + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&pm8008 0 0 2>; + + interrupt-controller; + #interrupt-cells =3D <2>; + + #thermal-sensor-cells =3D <0>; + + regulators { + vreg_l1p: ldo1 { + regulator-name =3D "vreg_l1p"; + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1200000>; + }; + + vreg_l2p: ldo2 { + regulator-name =3D "vreg_l2p"; + regulator-min-microvolt =3D <950000>; + regulator-max-microvolt =3D <1200000>; + }; + + vreg_l3p: ldo3 { + regulator-name =3D "vreg_l3p"; + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3000000>; + }; + + vreg_l4p: ldo4 { + regulator-name =3D "vreg_l4p"; + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <2900000>; + }; + + vreg_l5p: ldo5 { + regulator-name =3D "vreg_l5p"; + regulator-min-microvolt =3D <1700000>; + regulator-max-microvolt =3D <1900000>; + }; + + vreg_l6p: ldo6 { + regulator-name =3D "vreg_l6p"; + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <2900000>; + }; + + vreg_l7p: ldo7 { + regulator-name =3D "vreg_l7p"; + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3000000>; + }; + }; + }; + + fsa4480: typec-mux@42 { + compatible =3D "fcs,fsa4480"; + reg =3D <0x42>; + + vcc-supply =3D <&vreg_bob>; + mode-switch; + orientation-switch; + + port { + fsa4480_sbu_mux: endpoint { + remote-endpoint =3D <&pmic_glink_sbu>; + }; + }; + }; +}; + +&i2c4 { + clock-frequency =3D <100000>; + status =3D "okay"; + + /* awinic,aw8624_haptic @ 5a */ +}; + +&ipa { + firmware-name =3D "qcom/sm7325/xiaomi/lisa/ipa_fws.mbn"; + + status =3D "okay"; +}; + +&pm7325_gpios { + volume_up_default: volume-up-default-state { + pins =3D "gpio6"; + function =3D PMIC_GPIO_FUNC_NORMAL; + power-source =3D <1>; + bias-pull-up; + input-enable; + }; +}; + +&pm8350c_gpios { + pm8008_reset_n_default: pm8008-reset-n-default-state { + pins =3D "gpio3"; + function =3D PMIC_GPIO_FUNC_NORMAL; + bias-pull-down; + }; +}; + +&pm8350c_flash { + status =3D "okay"; + + led-0 { + function =3D LED_FUNCTION_FLASH; + color =3D ; + led-sources =3D <1>, <4>; + led-max-microamp =3D <500000>; + flash-max-microamp =3D <1500000>; + flash-max-timeout-us =3D <1280000>; + }; +}; + +&pmk8350_adc_tm { + status =3D "okay"; + + /* PMK8350 */ + xo-therm@0 { + reg =3D <0>; + io-channels =3D <&pmk8350_vadc PMK8350_ADC7_AMUX_THM1_100K_PU>; + qcom,ratiometric; + qcom,hw-settle-time-us =3D <200>; + }; + + /* PM7325 */ + quiet-therm@1 { + reg =3D <1>; + io-channels =3D <&pmk8350_vadc PM7325_ADC7_AMUX_THM1_100K_PU>; + qcom,ratiometric; + qcom,hw-settle-time-us =3D <200>; + }; + + cam-flash-therm@2 { + reg =3D <2>; + io-channels =3D <&pmk8350_vadc PM7325_ADC7_AMUX_THM2_100K_PU>; + qcom,ratiometric; + qcom,hw-settle-time-us =3D <200>; + }; + + sdm-skin-therm@3 { + reg =3D <3>; + io-channels =3D <&pmk8350_vadc PM7325_ADC7_AMUX_THM3_100K_PU>; + qcom,ratiometric; + qcom,hw-settle-time-us =3D <200>; + }; + + wide-rfc-therm@4 { + reg =3D <4>; + io-channels =3D <&pmk8350_vadc PM7325_ADC7_AMUX_THM4_100K_PU>; + qcom,ratiometric; + qcom,hw-settle-time-us =3D <200>; + }; + + 5g-pa-therm@5 { + reg =3D <5>; + io-channels =3D <&pmk8350_vadc PM7325_ADC7_AMUX_THM5_100K_PU>; + qcom,ratiometric; + qcom,hw-settle-time-us =3D <200>; + }; + + 4g-pa-therm@6 { + reg =3D <6>; + io-channels =3D <&pmk8350_vadc PM7325_ADC7_GPIO3_100K_PU>; + qcom,ratiometric; + qcom,hw-settle-time-us =3D <200>; + }; + + /* PM8350B */ + chg-skin-therm@7 { + reg =3D <7>; + io-channels =3D <&pmk8350_vadc PM8350B_ADC7_GPIO2_100K_PU>; + qcom,ratiometric; + qcom,hw-settle-time-us =3D <200>; + }; +}; + +&pmk8350_rtc { + status =3D "okay"; +}; + +&pmk8350_vadc { + /* PMK8350 */ + channel@44 { + reg =3D ; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + label =3D "pmk8350_xo_therm"; + }; + + /* PM7325 */ + channel@144 { + reg =3D ; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + label =3D "pm7325_quiet_therm"; + }; + + channel@145 { + reg =3D ; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + label =3D "pm7325_cam_flash_therm"; + }; + + channel@146 { + reg =3D ; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + label =3D "pm7325_sdm_skin_therm"; + }; + + channel@147 { + reg =3D ; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + label =3D "pm7325_wide_rfc_therm"; + }; + + channel@148 { + reg =3D ; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + label =3D "pm7325_5g_pa_therm"; + }; + + channel@14c { + reg =3D ; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + label =3D "pm7325_4g_pa_therm"; + }; + + /* PM8350B */ + channel@34b { + reg =3D ; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + label =3D "pm8350b_chg_skin_therm"; + }; +}; + +&pon_pwrkey { + status =3D "okay"; +}; + +&pon_resin { + linux,code =3D ; + + status =3D "okay"; +}; + +&qfprom { + vcc-supply =3D <&vdd_qfprom>; +}; + +&qup_spi13_cs { + drive-strength =3D <6>; + bias-disable; +}; + +&qup_spi13_data_clk { + drive-strength =3D <6>; + bias-disable; +}; + +&qup_uart5_rx { + drive-strength =3D <2>; + bias-disable; +}; + +&qup_uart5_tx { + drive-strength =3D <2>; + bias-disable; +}; + +&qupv3_id_0 { + status =3D "okay"; +}; + +&qupv3_id_1 { + status =3D "okay"; +}; + +&remoteproc_adsp { + firmware-name =3D "qcom/sm7325/xiaomi/lisa/adsp.mbn"; + + status =3D "okay"; +}; + +&remoteproc_cdsp { + firmware-name =3D "qcom/sm7325/xiaomi/lisa/cdsp.mbn"; + + status =3D "okay"; +}; + +&remoteproc_mpss { + firmware-name =3D "qcom/sm7325/xiaomi/lisa/modem.mbn"; + + status =3D "okay"; +}; + +&remoteproc_wpss { + firmware-name =3D "qcom/sm7325/xiaomi/lisa/wpss.mbn"; + + status =3D "okay"; +}; + +&spi13 { + status =3D "okay"; + + touchscreen@0 { + compatible =3D "goodix,gt9897"; + reg =3D <0>; + spi-max-frequency =3D <6000000>; + + interrupt-parent =3D <&tlmm>; + interrupts =3D <81 IRQ_TYPE_LEVEL_LOW>; + + reset-gpios =3D <&tlmm 105 GPIO_ACTIVE_LOW>; + + avdd-supply =3D <&vreg_l7c_3p0>; + vddio-supply =3D <&vreg_l2c_1p8>; + + pinctrl-0 =3D <&touchscreen_default>; + pinctrl-names =3D "default"; + + touchscreen-size-x =3D <1080>; + touchscreen-size-y =3D <2400>; + }; +}; + +&tlmm { + gpio-reserved-ranges =3D <32 2>, /* SMB1394 (SPMI) */ + <48 4>, /* Presumably NFC SE */ + <56 4>; /* Presumably fingerprint reader */ + + qup_uart7_sleep_cts: qup-uart7-sleep-cts-state { + pins =3D "gpio28"; + function =3D "gpio"; + /* + * Configure a bias-bus-hold on CTS to lower power + * usage when Bluetooth is turned off. Bus hold will + * maintain a low power state regardless of whether + * the Bluetooth module drives the pin in either + * direction or leaves the pin fully unpowered. + */ + bias-bus-hold; + }; + + qup_uart7_sleep_rts: qup-uart7-sleep-rts-state { + pins =3D "gpio29"; + function =3D "gpio"; + /* + * Configure pull-down on RTS. As RTS is active low + * signal, pull it low to indicate the BT SoC that it + * can wakeup the system anytime from suspend state by + * pulling RX low (by sending wakeup bytes). + */ + bias-pull-down; + }; + + qup_uart7_sleep_tx: qup-uart7-sleep-tx-state { + pins =3D "gpio30"; + function =3D "gpio"; + /* + * Configure pull-up on TX when it isn't actively driven + * to prevent BT SoC from receiving garbage during sleep. + */ + bias-pull-up; + }; + + qup_uart7_sleep_rx: qup-uart7-sleep-rx-state { + pins =3D "gpio31"; + function =3D "gpio"; + /* + * Configure a pull-up on RX. This is needed to avoid + * garbage data when the TX pin of the Bluetooth module + * is floating which may cause spurious wakeups. + */ + bias-pull-up; + }; + + bluetooth_enable_default: bluetooth-enable-default-state { + pins =3D "gpio85"; + function =3D "gpio"; + output-low; + bias-disable; + }; + + sw_ctrl_default: sw-ctrl-default-state { + pins =3D "gpio86"; + function =3D "gpio"; + bias-pull-down; + }; + + touchscreen_default: touchscreen-default-state { + pins =3D "gpio81", "gpio105"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-pull-up; + }; + + pm8008_int_default: pm8008-int-default-state { + pins =3D "gpio25"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; +}; + +&uart5 { + compatible =3D "qcom,geni-debug-uart"; + status =3D "okay"; +}; + +&uart7 { + /delete-property/interrupts; + interrupts-extended =3D <&intc GIC_SPI 608 IRQ_TYPE_LEVEL_HIGH>, + <&tlmm 31 IRQ_TYPE_EDGE_FALLING>; + + pinctrl-1 =3D <&qup_uart7_sleep_cts>, + <&qup_uart7_sleep_rts>, + <&qup_uart7_sleep_tx>, + <&qup_uart7_sleep_rx>; + pinctrl-names =3D "default", "sleep"; + + status =3D "okay"; + + bluetooth: bluetooth { + compatible =3D "qcom,wcn6750-bt"; + + pinctrl-0 =3D <&bluetooth_enable_default>, <&sw_ctrl_default>; + pinctrl-names =3D "default"; + + enable-gpios =3D <&tlmm 85 GPIO_ACTIVE_HIGH>; + swctrl-gpios =3D <&tlmm 86 GPIO_ACTIVE_HIGH>; + + vddio-supply =3D <&vreg_l19b_1p8>; + vddaon-supply =3D <&vreg_s7b_0p952>; + vddbtcxmx-supply =3D <&vreg_s7b_0p952>; + vddrfacmn-supply =3D <&vreg_s7b_0p952>; + vddrfa0p8-supply =3D <&vreg_s7b_0p952>; + vddrfa1p2-supply =3D <&vdd13_pmu_rfa_i>; + vddrfa1p7-supply =3D <&vdd19_pmu_rfa_i>; + vddrfa2p2-supply =3D <&vreg_s1c_2p2>; + vddasd-supply =3D <&vreg_l11c_2p8>; + max-speed =3D <3200000>; + + qcom,local-bd-address-broken; + }; +}; + +&ufs_mem_hc { + reset-gpios =3D <&tlmm 175 GPIO_ACTIVE_LOW>; + + vcc-supply =3D <&vreg_l7b_2p96>; + vcc-max-microamp =3D <800000>; + /* + * Technically l9b enables an eLDO (supplied by s1b) which then powers + * VCCQ2 of the UFS. + */ + vccq-supply =3D <&vreg_l9b_1p2>; + vccq-max-microamp =3D <900000>; + + status =3D "okay"; +}; + +&ufs_mem_phy { + vdda-phy-supply =3D <&vdd_a_ufs_0_core>; + vdda-pll-supply =3D <&vdd_a_ufs_0_1p2>; + + status =3D "okay"; +}; + +&usb_1 { + qcom,select-utmi-as-pipe-clk; + + maximum-speed =3D "high-speed"; + phys =3D <&usb_1_hsphy>; + phy-names =3D "usb2-phy"; + + status =3D "okay"; +}; + +&usb_1_dwc3_hs { + remote-endpoint =3D <&pmic_glink_hs_in>; +}; + +&usb_1_hsphy { + vdda-pll-supply =3D <&vdd_a_usbhs_core>; + vdda18-supply =3D <&vdd_a_usbhs_1p8>; + vdda33-supply =3D <&vdd_a_usbhs_3p1>; + + status =3D "okay"; +}; + +&venus { + firmware-name =3D "qcom/sm7325/xiaomi/lisa/vpu20_1v.mbn"; + + status =3D "okay"; +}; + +&wifi { + status =3D "okay"; +}; --=20 2.55.0