From nobody Sat Jul 25 19:29:10 2026 Received: from mail-pj2-f3.google.com (mail-pj2-f3.google.com [74.125.227.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C712246AEE8 for ; Tue, 14 Jul 2026 13:11:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.227.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784034709; cv=none; b=Lj7oxgyspDp8r/v0RpZtWPn/SWBOdB9AEAkZt/srv+rkX9A6B4yeTfjH9AGQJuu71jlW3RIj0LugToW6v6mq5DizaEXZhbnk65pC2OuZAUoSEVzmtwgbMblW1rKjIUFj5K+oKHmmzC8EAEPXLycBLMgTIjp7lmG1QfGVSBpkMiw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784034709; c=relaxed/simple; bh=FE2EPfjvJMithoEW/fui01TCFZWjWkp5M4xCvn7iSYQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=tvwzZrvexIgJs9HKRl1bqf8DDS22QzByivszVRFO1j/yunoYHQXd6DRxPuXDMBUnq+p8wlqNIW9VXUFKZyOAUyQ9YDThAsnHLYuA7hBTwxf7ixMZRN1s9Hcq2S6jQMwgWDk92FcP93KVDh4OZr9JYPd++MzPMYaIoeJ4vSyWC6I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=UnnoTHkR; arc=none smtp.client-ip=74.125.227.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="UnnoTHkR" Received: by mail-pj2-f3.google.com with SMTP id d9443c01a7336-2cc8ed77bbcso10088395ad.0 for ; Tue, 14 Jul 2026 06:11:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784034707; x=1784639507; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:content-type :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to:content-type; bh=zttJBjTaiSdOL2YoKvs9d14mmFIguoT+2c8c38o/5Ts=; b=UnnoTHkRolTSPfQzcYjyGPXLXUW3b1Tl16tnRHj3yNVUsaxYTi6PsXZXDMMKKQJ9ji 7twX1IH3EN3DaZN6K+4cpNfPURRFskhy0qoo9gtDdOGv/m3kI0eCDxJgwQhsTX1TOG7m aitMAmtnoqWp2ckzIglOJEt/gFjT+teXYeI2feS3zPOUf7SYk1WlWbcFDSfTWajlJj5w e0d52/2es3DuPlCCQIeXuAH6dK9HTpLv1R3VuuVsXii0pYqZ54CcQjsbWz7DaQWmtO0Q Yy6cJ3C5ykGSDvFdoJ/DmzcFRxfDHAZAOk5v/9tZ9UnHHBe4d0frDZYMY4ECqdDvPjL9 4bMg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784034707; x=1784639507; h=cc:to:message-id:content-transfer-encoding:content-type :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to:content-type; bh=zttJBjTaiSdOL2YoKvs9d14mmFIguoT+2c8c38o/5Ts=; b=nNTj+jWP1l4YWpdcGwebDuAjMu8NIy4RCv5ee6Q+vcL6GDpkFMqiKCg0IjcFCRReTl v0syQFqtZpMH2m42oi3J64dd/IFsTMfXeV3QJmPq4/OQzRTBXTEPJRo+cJh7/xqLKAov nrVwtmRk6PL6jTZCwp9jw029af4g68O8bWRxx1E4k61dqVTjw8JsWhKAJIMavFrRuO96 na5OVqGkAAmeSKq5ztm0XvhQ4lq4yFDWffeE3n2ObfFKZpSe6cGN4I2J0YjRSpedFNp8 wDPP09s/Z836aK0Bg6E3vFeM4H7QDuFrB/doulSIscFn54BxyKIajBPxLoxDg28s9gLO sKFA== X-Forwarded-Encrypted: i=1; AHgh+Rpix+nydu+wg+jYsvCPlP9RkUvA/jwbzMXL66JuI0oNFP9numFzWrOph9jzrWepFYpVhKu/u9fONYgeGlE=@vger.kernel.org X-Gm-Message-State: AOJu0YxUOEur6d3E+iW+x9KK/9nQO6sg1X8QgwBDPVv7Q5LZWHuSNz8y yvZlvsjXXKxfvCKg5OrfqR2gdtV3O4wHu3cl3q/wIrp1L8OnH5iWVAK5 X-Gm-Gg: AfdE7cnqZZz40/6g9eCCzAPCaDfthPX5pYwpQynu4dICI1kfFMZUCd50C+YxBVFJSFa r/OnTFTy5rRFPsxU2B03YMzu8s4KFyx+UmQ4dm8yrqsM35Cc1m84svjUUk68MwBRIcdldtjQaHU Fo/QeQHxFRNY4h961qMqjKf8j5hUML8PGolVJtt46QROckXKaupWYaZCF9p5qHzh8jXfssc4DiR Az3WH0Lgv2hEYxfHoDTgKUoJMfnenRlrh2umsb23jAymo6lJ39qQlAsyobYBs6RoL3NfsArVCMu SeC/wDhql8dRLSOgj4SJSZb8xpfBxVXWdNdwtVvhBVnOe2enmmk12s87e1wmQUJSijjs2KcfPnI ANIPo6FTQQQtXv+VzmnT/NeYe0nY0KcQETlNbOJuGrIboTTvP1VLu+EqrhOvQ53PXsSjNWyq6qH nGOuGKaU+h3d71TYuoadEbSL7L0w== X-Received: by 2002:a05:6a21:7018:b0:3bf:6edd:4dfb with SMTP id adf61e73a8af0-3c110009c5bmr13403343637.5.1784034707016; Tue, 14 Jul 2026 06:11:47 -0700 (PDT) Received: from [192.168.1.100] ([218.194.37.120]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-ca79aff904dsm8130702a12.6.2026.07.14.06.11.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jul 2026 06:11:46 -0700 (PDT) From: Yanan He Date: Tue, 14 Jul 2026 21:11:01 +0800 Subject: [PATCH net-next v3] net: phy: motorcomm: Enable optional clock for YT8531 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260714-motorcomm-yt8531-clk-v3-1-10dc303ef1a5@gmail.com> X-B4-Tracking: v=1; b=H4sIAAAAAAAC/yWMQQ7CMAzAvjLlTKRtbYHxFcSBhRQCtEVtQEPT/ k6Bo2XZMxTOwgV2zQyZX1IkxQpm1QBdjvHMKKfK0Lf9ut10FkPSlCmFgG/dOtMh3W/onB8cGet HO0BNH5m9TL/tHiIrRp4UDn9TnuOVSb9XWJYPEMWy0oIAAAA= X-Change-ID: 20260714-motorcomm-yt8531-clk-55f95c34fb49 To: Frank , Andrew Lunn , Heiner Kallweit , Russell King , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni Cc: netdev@vger.kernel.org, linux-kernel@vger.kernel.org, Yanan He X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784034702; l=1923; i=grumpycat921013@gmail.com; s=20260618; h=from:subject:message-id; bh=FE2EPfjvJMithoEW/fui01TCFZWjWkp5M4xCvn7iSYQ=; b=IVJsEwK97AVds/JNM09AlbIgnBy1uZcybVCdtUN1AmQ5AfxMIYmQwMvL8gYqpyO4Y9znekDZt zRg6SxEDPvNCe/g1TxEcxc86vwwMg18l1jTwWMh6RAbc5xrljE4V/Dc X-Developer-Key: i=grumpycat921013@gmail.com; a=ed25519; pk=oWrY8KwXIunZWlYBV76NG2A3V4p1bJ+aD45Mr56ErTw= Some boards feed the YT8531 PHY from an SoC-provided external reference clock described by the common ethernet-phy "clocks" property. Enable the optional PHY clock during probe so boards can model this clock as a PHY input instead of keeping the clock alive from the MAC driver. This is needed on the Alientek DLRV1126, where the PHY reference clock is provided by CLK_GMAC_ETHERNET_OUT. Reviewed-by: Andrew Lunn Signed-off-by: Yanan He --- v3: - Split the Motorcomm PHY change out of the Alientek DLRV1126 board support series as requested by Andrew. - Keep the clock modeled as an optional PHY input clock. v2: - Model CLK_GMAC_ETHERNET_OUT as a PHY clock instead of keeping it alive from dwmac-rk. --- drivers/net/phy/motorcomm.c | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/drivers/net/phy/motorcomm.c b/drivers/net/phy/motorcomm.c index 5071605a1a11..3396a38cfc0f 100644 --- a/drivers/net/phy/motorcomm.c +++ b/drivers/net/phy/motorcomm.c @@ -6,6 +6,7 @@ * Author: Frank */ =20 +#include #include #include #include @@ -1180,9 +1181,15 @@ static int yt8521_probe(struct phy_device *phydev) static int yt8531_probe(struct phy_device *phydev) { struct device *dev =3D &phydev->mdio.dev; + struct clk *clk; u16 mask, val; u32 freq; =20 + clk =3D devm_clk_get_optional_enabled(dev, NULL); + if (IS_ERR(clk)) + return dev_err_probe(dev, PTR_ERR(clk), + "failed to get and enable PHY clock\n"); + if (device_property_read_u32(dev, "motorcomm,clk-out-frequency-hz", &freq= )) freq =3D YTPHY_DTS_OUTPUT_CLK_DIS; =20 --- base-commit: f6f3b36c15ed44de1fbb44e645e4fae8c4a4453e change-id: 20260714-motorcomm-yt8531-clk-55f95c34fb49 Best regards, -- =20 Yanan He