From nobody Sat Jul 25 18:10:12 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 412833A7F6F for ; Wed, 15 Jul 2026 02:40:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784083249; cv=none; b=bBeXxrl+c7WHSrv36i50uKum7T9uFhcbV1HfLh+xawYWIB9xUu6O+BHBrDp4n/6zq2e1fozar1SHCb4QEZtWDQwqTtUtkRTJjYQRqhTmPTYAWYKJNf/bc+rTuBx+Sr+0qjj/amZHkRU4og2Ws7CgX0NE0qUyNTd2mbGXuXaOMag= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784083249; c=relaxed/simple; bh=LRUBCHmtCWd3pCbCEWG4bzIfRmvXJJnOFe2l5IDMwng=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=MM1xOuLewSrDknhesPBhbv9fn8m1bKtBxmjKCsbFbVWoAplHNHFJKUQzGkdmzk42th51VfefxqysSKfEQIB2YMKGgrwHzEcirUfTZXhLTt2FhyJt1qMBqIjJeQnBUHok5I4KJVlR4x1h1ki8NiJGqLNdjZaHQAiuD2Y4725M/xU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=cWXUMHt9; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=bs1aLryW; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="cWXUMHt9"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="bs1aLryW" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66F0IT462049624 for ; Wed, 15 Jul 2026 02:40:47 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 9GGN63ywSgwEmt576OrUnbOUrsDVqI2jRKgbSpT0rFU=; b=cWXUMHt9c2uS+jPC sxQFmgpc18pMaxx7SFPJJdLHqrzTBiZytnGlvg36aywqcNOESfoViiilXt4VuMNI O3lHUwK7MnxuDCKirK4jfFK+JAkvXj4F0yrk2HI6iEZyGWY5Ti67V8Z26+vR6IFK m4Yh3bfxEJdpQpxidcFhkhn6NLptfZ7pngMQfi2EoORHXtbgUKRahO6Fpl3HqwY1 fB/3T1XkkEV5s8ibZMQfH3FtSdac+Zn2jaLVa1o5ERImf+XOj69u36CwTYMDF/o9 Q9wIHjB82McFARyKV70H0nC9i7UADBB9LXzUNev5CcOm7jIc6iQworITt7joAnSC UlUy1A== Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fdwk30r7q-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 15 Jul 2026 02:40:47 +0000 (GMT) Received: by mail-pg1-f200.google.com with SMTP id 41be03b00d2f7-c8924f4d0a4so7283914a12.2 for ; Tue, 14 Jul 2026 19:40:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784083246; x=1784688046; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=9GGN63ywSgwEmt576OrUnbOUrsDVqI2jRKgbSpT0rFU=; b=bs1aLryWFkQeHeJL0PYz40DQuDcx9II87BheOdFAd38m3YVFe7cFBT/4Or+XMLTG66 XJlekLT1OIAmeh7rN7eHoO1Mzg1Djvz/HAYmLNZ5PnKyipFFc/7l9/w1lBGawOM3m5DH IVDA8ZrCHjJ7HtMxe0198aKWANMyuVL1L6arxMqhZ419Kmh4JNFg5ZhIcLh4xODh/ago uJGyf1DFoD9O/rm9yDqKz6zIRILzJwCq3GM+cEgzup+2r6/hkLKNvYM35ndNZsW7VkhS 07+M4tRp4o8Lnc9udRvT1OXkdUWKmLj0gfmddfBseCIqw5O/BUBabm9+IZ61uPo1me5r EjPg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784083246; x=1784688046; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=9GGN63ywSgwEmt576OrUnbOUrsDVqI2jRKgbSpT0rFU=; b=JR2zkI6RegKL2flj9Wlw9uMIYuP5eHlqXBONf95LJMV+z72jKJcHM9sIQMgfBeGPAa +JQPGLK6VVYfxHVVleolOT/LzGN0fa1iX4xWGWuEpSO2xLcezlaeL0qS+Xf2f8qSxlBv jD+AJA5tVsqnZtsOiXylnGd7iKDuzYHmd+cJlery5gT5BDcT1cA1JdnmR+Tn2oHgdpTM Yd5moebJs864vrRo855ooysfDiqhIqVIKgLTSb3pSMfyexJkaaDGXjn8Q0hfOH/M55Pw r7b7bmmmeIRXixstUcs4HFpkMGC1bQSTw4D4ZcXBlnTboFtFG9kDdkCU9lYil8LZsS2o Pejg== X-Forwarded-Encrypted: i=1; AHgh+Rq969BalZI/sPBlD7+raWtFXdiej+UfRghSQvHiJblnlG2Ma6Fappq/66dVzNEAlvDuQ7fQ9c9nIWofWkM=@vger.kernel.org X-Gm-Message-State: AOJu0YwKTE0AtooJ0iKTGUVJP0jgNl9f5G67A23ZfR2Dm8y8RQMA//Wd kOITDcnsrZIEYJqGg+odh7tV0jcitrg20zIEot03D5zMd4cyaxzz6f97HT4po6bz3kfei3GpweD nsoTYcC1X9Zd8UmjuSoHszwOtjCp8tbO1F2xPr3uYDU8+qd+2rX5CN6nVTo43P2ER2lc= X-Gm-Gg: AfdE7ckKBlRzbIsnzZ7TAom4kHr0hdPVZJJb258Fcq4UbEPbC/Ni3pnj529jGZ+3zBm vzHHMXmA5IlkXHNdamVWcKx4fBl0C8NJUx0MKFC3BmqiJ5leaT4+G57dgeckBRtqiGJAK70YhZA WJYOkZ+Zk2e/uHVa2iLHyVg8R/s4rDlEy50okAbZ6QFl6+VO2ZLwbdiOpm/G7xiCl/U3Jt2QeRU +PxuWRTCKPz8/AVvGUWMPKMKZUBMOUGuURGp9DRxsqLOPEX8R8Uc6c6uHnKpPEqD3V9VQISjVs3 /YrRd2Id5lmG8/LjULE0bYbF04oxsKJcZQ1A9k9gQ1t12RRI3Zx16fPzeGlBUz+60t/WKx4l7jq 5oVevL1NCPF+B3Yz2L6yAbLqs6pDv8yBr/TpoEOOJJZk65VaHQEl0JgY88g== X-Received: by 2002:a05:6a20:244b:b0:3bf:6c08:fb8f with SMTP id adf61e73a8af0-3c36c39741bmr1072999637.49.1784083246063; Tue, 14 Jul 2026 19:40:46 -0700 (PDT) X-Received: by 2002:a05:6a20:244b:b0:3bf:6c08:fb8f with SMTP id adf61e73a8af0-3c36c39741bmr1072968637.49.1784083245588; Tue, 14 Jul 2026 19:40:45 -0700 (PDT) Received: from hu-qianyu-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-13b659d8da9sm155285746c88.14.2026.07.14.19.40.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jul 2026 19:40:44 -0700 (PDT) From: Qiang Yu Date: Tue, 14 Jul 2026 19:40:41 -0700 Subject: [PATCH 1/3] dt-bindings: clock: qcom: Move x1e80100 TCSR to own binding Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260714-hamoa_tcsr_qref_0714_2-v1-1-13047922a376@oss.qualcomm.com> References: <20260714-hamoa_tcsr_qref_0714_2-v1-0-13047922a376@oss.qualcomm.com> In-Reply-To: <20260714-hamoa_tcsr_qref_0714_2-v1-0-13047922a376@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Qiang Yu X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784083243; l=4927; i=qiang.yu@oss.qualcomm.com; s=20250513; h=from:subject:message-id; bh=LRUBCHmtCWd3pCbCEWG4bzIfRmvXJJnOFe2l5IDMwng=; b=f0Yo0J8KBn9i1Z+E521tianI8T71rTtfRs/0vEwfA3bR7lKcElCwIJIKlTus19+hm4IEGsIbO mLCksaUbv+DB1I4n9/nBORqaEHTOY8urUuyv/xF5PISX2elqg5oLFdb X-Developer-Key: i=qiang.yu@oss.qualcomm.com; a=ed25519; pk=Rr94t+fykoieF1ngg/bXxEfr5KoQxeXPtYxM8fBQTAI= X-Authority-Analysis: v=2.4 cv=Yc6NIQRf c=1 sm=1 tr=0 ts=6a56f32f cx=c_pps a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=Vu0f6eG494TTLRuRXOAA:9 a=QEXdDO2ut3YA:10 a=3WC7DwWrALyhR5TkjVHa:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-ORIG-GUID: -T6tahUxL94MpPgdL3TPP2GNLcAQugKc X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE1MDAyMyBTYWx0ZWRfX/DOHSfBfZriq 8lnrheqXo967yAqD4U8rAp+gtloAYGcsG+Df5iN+PtoZiPPWqQ5xAs8hET2ZoDYqQUO4GUPWBEn FssL7cdhtqzeITE3uk0nEHpaamB5hHJ2sSE1WSHbSPx4i4nYHIt/wRAPKV2kX9AnPoqxnvz9wYQ efEDAS3y/5tG5Da1KLFdmTWg5fAdrcYvaFZM32Hxyj48lik/p5EPaNsTItmaH4FjGjdR+Wd6ALh dprMXORyEugKvCrkeJRhIeqt6p76/Tf1zMkqz4aacNVOHLEBCSkVJKGRPoZ51fxrClScYe0LEue 11FR2JK/L8cf5eN0frE43T7bFy1t++FNzhNNksxgzHLtRTFJYYxs4W2dKzcSgNgkdst47n2eUI5 PiB2TAQNzWutmSCxttiV2uEq/MTMghBDAn7TWgy8R+2ziJaNuLxAUNAFwQh2JVS0sxLFTGpEsxr QPAbcRmWokcbLPPukHA== X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE1MDAyMyBTYWx0ZWRfXxia7idaMiMFF GgK+k5dP8zDZiOi7WWDSmKX5IbLcp5QI0UldG+TreoWmjWZNOe2hcWiHWN783HKSOFGS/QGc+GN u3J2pwWx9ur2t9HW1LXjU9jPsyxReCg= X-Proofpoint-GUID: -T6tahUxL94MpPgdL3TPP2GNLcAQugKc X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-15_01,2026-07-14_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 bulkscore=0 malwarescore=0 spamscore=0 suspectscore=0 impostorscore=0 adultscore=0 clxscore=1015 phishscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607150023 The QREF block supplies reference clocks to PCIe/USB/UFS PHYs and requires dedicated LDO supplies to operate. The digital control interface for QREF (clkref_en registers) resides in TCSR on x1e80100. Since QREF has no dedicated DT node of its own, these supply properties are placed in the TCSR node which acts as the control interface for QREF. Add a dedicated binding file for qcom,x1e80100-tcsr and document the supply properties. Signed-off-by: Qiang Yu --- .../bindings/clock/qcom,sm8550-tcsr.yaml | 1 - .../bindings/clock/qcom,x1e80100-tcsr.yaml | 118 +++++++++++++++++= ++++ 2 files changed, 118 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml = b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml index 19ae0634b922..1af53c6b99d9 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml @@ -35,7 +35,6 @@ properties: - qcom,sm8550-tcsr - qcom,sm8650-tcsr - qcom,sm8750-tcsr - - qcom,x1e80100-tcsr - const: syscon =20 clocks: diff --git a/Documentation/devicetree/bindings/clock/qcom,x1e80100-tcsr.yam= l b/Documentation/devicetree/bindings/clock/qcom,x1e80100-tcsr.yaml new file mode 100644 index 000000000000..55182cf550e7 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/qcom,x1e80100-tcsr.yaml @@ -0,0 +1,118 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/qcom,x1e80100-tcsr.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm TCSR Clock Controller on X1E80100 + +maintainers: + - Bjorn Andersson + - Taniya Das + +description: | + Qualcomm TCSR clock control module provides the clocks, resets and + power domains on X1E80100 + + See also: + - include/dt-bindings/clock/qcom,x1e80100-tcsr.h + +properties: + compatible: + items: + - enum: + - qcom,x1e80100-tcsr + - const: syscon + + clocks: + items: + - description: TCXO pad clock + + reg: + maxItems: 1 + + '#clock-cells': + const: 1 + + '#reset-cells': + const: 1 + + vdda-qrefrpt0-0p9-supply: true + vdda-qrefrpt1-0p9-supply: true + vdda-qrefrpt2-0p9-supply: true + vdda-qrefrpt3-0p9-supply: true + vdda-qrefrpt4-0p9-supply: true + vdda-qrefrx0-0p9-supply: true + vdda-qrefrx1-0p9-supply: true + vdda-qrefrx2-0p9-supply: true + vdda-qrefrx3-0p9-supply: true + vdda-qrefrx4-0p9-supply: true + vdda-qreftx0-0p9-supply: true + vdda-qreftx0-1p2-supply: true + vdda-qreftx1-0p9-supply: true + vdda-qreftx1-1p2-supply: true + vdda-refgen0-0p9-supply: true + vdda-refgen0-1p2-supply: true + vdda-refgen2-0p9-supply: true + vdda-refgen2-1p2-supply: true + +required: + - compatible + - clocks + - vdda-qrefrpt0-0p9-supply + - vdda-qrefrpt1-0p9-supply + - vdda-qrefrpt2-0p9-supply + - vdda-qrefrpt3-0p9-supply + - vdda-qrefrpt4-0p9-supply + - vdda-qrefrx0-0p9-supply + - vdda-qrefrx1-0p9-supply + - vdda-qrefrx2-0p9-supply + - vdda-qrefrx3-0p9-supply + - vdda-qrefrx4-0p9-supply + - vdda-qreftx0-0p9-supply + - vdda-qreftx0-1p2-supply + - vdda-qreftx1-0p9-supply + - vdda-qreftx1-1p2-supply + - vdda-refgen0-0p9-supply + - vdda-refgen0-1p2-supply + - vdda-refgen2-0p9-supply + - vdda-refgen2-1p2-supply + +additionalProperties: false + +examples: + - | + #include + + soc { + #address-cells =3D <2>; + #size-cells =3D <2>; + + clock-controller@1fc0000 { + compatible =3D "qcom,x1e80100-tcsr", "syscon"; + reg =3D <0x0 0x1fc0000 0x0 0x30000>; + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + vdda-qrefrpt0-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l1a>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1a>; + vdda-qreftx0-0p9-supply =3D <&vreg_l1a>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2a>; + vdda-qreftx1-0p9-supply =3D <&vreg_l1a>; + vdda-qreftx1-1p2-supply =3D <&vreg_l2a>; + vdda-refgen0-0p9-supply =3D <&vreg_l1a>; + vdda-refgen0-1p2-supply =3D <&vreg_l2a>; + vdda-refgen2-0p9-supply =3D <&vreg_l1a>; + vdda-refgen2-1p2-supply =3D <&vreg_l2a>; + }; + }; + +... --=20 2.34.1 From nobody Sat Jul 25 18:10:12 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DE4723A8740 for ; Wed, 15 Jul 2026 02:40:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784083250; cv=none; b=Qcx5j4HeU283vL04bgpyCSmUlp33nESbJs95ddGJ0oRZTaSErHgZR3k3t1z3osINvOwnm2bj2h6I6ENIok/mDbFjVrpSmzwx0NkOGE/2jHPH9zUGIebNHnyYIabcgdsolSvX4qPV0/7yD9l1uzk7LcKMnhwsyW5aFvd5FBg86kg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784083250; c=relaxed/simple; bh=ihdFPILNani3Ibkuu+huHpL8xJf5HkOPsUpioh5t6jk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=MKt4C7piQpnQBf31DAPzZ6kBvq9vntoEguh24OR1POjaFGV6McB1FYJ00pv9o4Npjgkqwdi7pcb2TRlc+HaaYkAIGMf3m5dUEUOHd8ihnjCii8D0FEf+1O7Yl5Off93joOoAgxRHePQMJ4UIYr2pyRojfQRwGa975VLcY+Bv6oE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=f9yQTZ4t; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=bRls18Ef; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="f9yQTZ4t"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="bRls18Ef" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66F0I5n32222801 for ; Wed, 15 Jul 2026 02:40:48 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Eq9O/ZH/lB+RqlHtKACGCAmmelni54lJd8E5ukY2rx8=; b=f9yQTZ4t6j48F5jz Nn1aElD/LCUeCjq1lbYyOuAVv5Camasz1JXg5Ii6FWlsK8ORjhgBaT8qTHSm5o4M E9LRpqSSBorBezNDf1TdYOkA8nuSInIrcZS0Ajuw+H7ZyiW/L2Y2UWIAXYHbeTS1 lkvf0V/IaM/n368xsptCEadx5ooQlG9miNkLiMmE100DMlwvYdvrOEbdAM7O/X7b 139vSPe6+0A98u8UaECbMeU9WXYEJ74AYJdp1DologMXT1UaN5IXQUP8UwEObG8r zf/M4JYOEneXdsJxlG3Nf1qW748FH9Y9cdJjJrX14X/OcYdMaiWycGMO5i0CK6PL 7tk3Hg== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fdnnutnb5-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 15 Jul 2026 02:40:48 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2cacf17c7e0so22495945ad.0 for ; Tue, 14 Jul 2026 19:40:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784083247; x=1784688047; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=Eq9O/ZH/lB+RqlHtKACGCAmmelni54lJd8E5ukY2rx8=; b=bRls18Ef7Bkg3gZaf2BzhDI2cmy2gfkkZ21otUgNuxmz47rcQVqnTGL+86IciDa18C VEIhW/Qftg7IiZ1k1wvjjvs3UJ9ZPX4yxa/kAlpc4haa82bPmGWjpYOu7OTuS3YUXL8Z X5EUgjFsEwOBCDFA4ZPapnx4sJQEjvFPCMn7pRhjZTBntsmqyiFR8Pfoz3V3xaw7tPVE tRAsvvIam/xB8Y6c1za2tILhK6dPweMwKB6uoj90qCgb9L9PoKjNV4Tjk2tEPuSYPX2J GThGOc3WUENCHKD0SHN4POvbDOVUDUDTq24Q+PAuVejkoSb3MzoYVQ9QtFPZArsdEDjd f/ag== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784083247; x=1784688047; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=Eq9O/ZH/lB+RqlHtKACGCAmmelni54lJd8E5ukY2rx8=; b=KGxKhqt9lYhcSY8mFzuzMVZeNjGvH7l2DEp1IwF7IQGMuqylcmIYXu88s8mO8HzhAT R9JfU90DDHzrP7TGfO97GR/mLU95fp3i6v5EgMFLVUg/t2nOAmFxEjW9ivWn7XoLnF22 6J934hxNphJ24Ws4MDJ9DrZdfYYxKsc4L2fD235KKXXXYgoLmdZhVBzNx4oFSDcTVpBe dP/80DhSat0tIkoBv4SFKIKiXNw30Kq5zo3rPstFGLl/T2Jaots+BAEFlRg2c/ANrzkr KNJT6n/1wzJ8AkMYSsD4gZ6ZqflM3JtxdSHk6PkH0idu3JpPn7WYI1+z7HrmJw6ixPMk r1pw== X-Forwarded-Encrypted: i=1; AHgh+RrVVKkmxKmPqG7LSFJD2IjMj4EGNZsvPM4z+o29O+G3CgXl5Jh0A6gusRkBcz/JYh056Wy0IcZ9Rzp+bYo=@vger.kernel.org X-Gm-Message-State: AOJu0Yyd6d0tbSkjSKxGICxrSVyD6M1848Jkl9IECqcn1HUt4hfP4+F1 rayTn84Q+LZmDQUro+SEc3lfCYwvE5RH9LPNxWEv/c3nNYDbx2AXTbJGK54d9TJatnc0lXHW7R3 yu4MuxqKPnr5u+L/XtgsDdqwH0xhFCe93b8+jBtY6DvAVKABAPyBifXMjxO5m5wTQiXc= X-Gm-Gg: AfdE7clSFNX5myi4F8vhIo3eKqoFMiOiDfFXshb27t8oNEWPN8vgFNyiY67iCHWHJOE WHtzbMpcXyCSFtYScY3Yz55pCeQFtRnp0C36mKDVexIzLELn5r9fRNE1HqPzI6yhUtA/i+QRib0 X20a+QDAEeIWVlYD55pkPMqEszQjxqKw4vY5GmJh7k6P1pgL2gNovQsD4B8V1XNa41Iz76MDbqX A5rqZY2crFgMystCQ9r85XHmwYIFCuN/O6n36UgnzXeokvbOz5+FNkAqgW+83Oug846ea5rU5Tk PiW8Gmu3J+JHXHepyXt+36iV9QWyoetKYXjVy131pWzS2/XS/raYdkVR4Lr8/+ZvhK8DHZR53oI GdjuYaUQdKMObLiruRrTrSsuyEzeIVNRdzwCgdJlATcw8PFk3k3Gffuqzjg== X-Received: by 2002:a05:6a20:9404:b0:3aa:f9cb:d438 with SMTP id adf61e73a8af0-3c1108c003cmr16160483637.21.1784083247314; Tue, 14 Jul 2026 19:40:47 -0700 (PDT) X-Received: by 2002:a05:6a20:9404:b0:3aa:f9cb:d438 with SMTP id adf61e73a8af0-3c1108c003cmr16160448637.21.1784083246863; Tue, 14 Jul 2026 19:40:46 -0700 (PDT) Received: from hu-qianyu-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-13b659d8da9sm155285746c88.14.2026.07.14.19.40.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jul 2026 19:40:46 -0700 (PDT) From: Qiang Yu Date: Tue, 14 Jul 2026 19:40:42 -0700 Subject: [PATCH 2/3] clk: qcom: tcsrcc-x1e80100: Migrate to clk_ref helper Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260714-hamoa_tcsr_qref_0714_2-v1-2-13047922a376@oss.qualcomm.com> References: <20260714-hamoa_tcsr_qref_0714_2-v1-0-13047922a376@oss.qualcomm.com> In-Reply-To: <20260714-hamoa_tcsr_qref_0714_2-v1-0-13047922a376@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Qiang Yu , Konrad Dybcio X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784083243; l=12460; i=qiang.yu@oss.qualcomm.com; s=20250513; h=from:subject:message-id; bh=ihdFPILNani3Ibkuu+huHpL8xJf5HkOPsUpioh5t6jk=; b=mzxoJOQuO/97NegUI3o5gp2Q92oy/M/bv9XB91B7ly2ciFJcLDaOCHyYLKLeNp7ZbM8OTEUK5 q+1zEsEkPdXDPDMHXZ0ev91ku9MHVyeKnUKuZ/U3QP4a7o+J/byGl0l X-Developer-Key: i=qiang.yu@oss.qualcomm.com; a=ed25519; pk=Rr94t+fykoieF1ngg/bXxEfr5KoQxeXPtYxM8fBQTAI= X-Proofpoint-ORIG-GUID: vEaHonnVgRf8BzWR1a-gT2CMnbJGAp_2 X-Authority-Analysis: v=2.4 cv=E+v9Y6dl c=1 sm=1 tr=0 ts=6a56f330 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=48_MYvKuBCZC4ZtyZX0A:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE1MDAyMyBTYWx0ZWRfX4RL3XKdMAX9a 1ZiVpIAcx09JMlQDaZJn8q5ZgbSXvO1pEie1rElnkKp14TW+rymQN7EyUez/OBV/BpfwEqSwNbf K6GmH+ReUFXHM3ueDVHGUrmKNuX1MbBjdnoklAPDtvJ2ZRFMZBX29dRStIw5q9HzCLlYtgUJjAY mTi8PartVzxQtM6SGLpSdpB6TW2Q7sdhjWSA+Wga5AyZo4ZHRENeMXvNS5MgxiQpxXiuL9p4vV0 0e2fSCFgsaC98/bCeW0MwHVP3v1O+aqP42RABS1iGWzPFikI2Au439KIfcUf+C/RUunTR8C+Y7X 2qgWwoC+oCl6iiibMGsyvpEyvekiebOvI1pw98sRAKUlISUsGci2v7iOTDNw4vpTJOvT1TIgM1A uWBJVKDm8TG1JqFIvg39r6Ohlw25YmC2pD+CJ9QF78WG1hchXPVpTXgPi2fV5BxknQc3/e1obHX yML5LQTkLNIgETrb8SQ== X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE1MDAyMyBTYWx0ZWRfX+lc9+ZZaN0Wc QBvSvNcJ2TsRoFnXoVvDTLu9cRFhS9bEbh1u156bmgtH3lvsRKQWWmGE0klNmc1ARZxj4Y8t8mb 9NPEkXKM/j3b/s7uQ4pz2Z82T26LAKw= X-Proofpoint-GUID: vEaHonnVgRf8BzWR1a-gT2CMnbJGAp_2 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-15_01,2026-07-14_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 suspectscore=0 spamscore=0 lowpriorityscore=0 impostorscore=0 adultscore=0 clxscore=1015 bulkscore=0 phishscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607150023 Replace local clk_branch-based clkref definitions with descriptor-based registration via qcom_clk_ref_probe(). This keeps the x1e80100 driver focused on clock metadata and reuses common runtime logic for regulator handling, enable/disable sequencing, and OF provider wiring. Reviewed-by: Konrad Dybcio Signed-off-by: Qiang Yu --- drivers/clk/qcom/tcsrcc-x1e80100.c | 335 +++++++++++++--------------------= ---- 1 file changed, 113 insertions(+), 222 deletions(-) diff --git a/drivers/clk/qcom/tcsrcc-x1e80100.c b/drivers/clk/qcom/tcsrcc-x= 1e80100.c index 0b05c27b619b..ad1f6be83a53 100644 --- a/drivers/clk/qcom/tcsrcc-x1e80100.c +++ b/drivers/clk/qcom/tcsrcc-x1e80100.c @@ -5,252 +5,141 @@ */ =20 #include +#include #include +#include #include #include =20 #include =20 -#include "clk-branch.h" -#include "clk-regmap.h" -#include "common.h" -#include "reset.h" - -enum { - DT_BI_TCXO_PAD, +static const char * const x1e80100_tcsr_tx1_rpt0_rx0_regulators[] =3D { + "vdda-refgen0-0p9", + "vdda-refgen0-1p2", + "vdda-qreftx1-0p9", + "vdda-qreftx1-1p2", + "vdda-qrefrpt0-0p9", + "vdda-qrefrx0-0p9", }; =20 -static struct clk_branch tcsr_edp_clkref_en =3D { - .halt_reg =3D 0x15130, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15130, - .enable_mask =3D BIT(0), - .hw.init =3D &(const struct clk_init_data) { - .name =3D "tcsr_edp_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, - }, +static const char * const x1e80100_tcsr_tx1_rpt1_rx1_regulators[] =3D { + "vdda-refgen0-0p9", + "vdda-refgen0-1p2", + "vdda-qreftx1-0p9", + "vdda-qreftx1-1p2", + "vdda-qrefrpt1-0p9", + "vdda-qrefrx1-0p9", }; =20 -static struct clk_branch tcsr_pcie_2l_4_clkref_en =3D { - .halt_reg =3D 0x15100, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15100, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_pcie_2l_4_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, - }, +static const char * const x1e80100_tcsr_tx1_rpt12_rx2_regulators[] =3D { + "vdda-refgen0-0p9", + "vdda-refgen0-1p2", + "vdda-qreftx1-0p9", + "vdda-qreftx1-1p2", + "vdda-qrefrpt1-0p9", + "vdda-qrefrpt2-0p9", + "vdda-qrefrx2-0p9", }; =20 -static struct clk_branch tcsr_pcie_2l_5_clkref_en =3D { - .halt_reg =3D 0x15104, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15104, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_pcie_2l_5_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, - }, +static const char * const x1e80100_tcsr_tx0_rpt3_rx3_regulators[] =3D { + "vdda-refgen2-0p9", + "vdda-refgen2-1p2", + "vdda-qreftx0-0p9", + "vdda-qreftx0-1p2", + "vdda-qrefrpt3-0p9", + "vdda-qrefrx3-0p9", }; =20 -static struct clk_branch tcsr_pcie_8l_clkref_en =3D { - .halt_reg =3D 0x15108, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15108, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_pcie_8l_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, - }, +static const char * const x1e80100_tcsr_tx0_rpt4_rx4_regulators[] =3D { + "vdda-refgen2-0p9", + "vdda-refgen2-1p2", + "vdda-qreftx0-0p9", + "vdda-qreftx0-1p2", + "vdda-qrefrpt4-0p9", + "vdda-qrefrx4-0p9", }; =20 -static struct clk_branch tcsr_usb3_mp0_clkref_en =3D { - .halt_reg =3D 0x1510c, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x1510c, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb3_mp0_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, - }, +static const struct regmap_config tcsr_cc_x1e80100_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x2f000, + .fast_io =3D true, }; =20 -static struct clk_branch tcsr_usb3_mp1_clkref_en =3D { - .halt_reg =3D 0x15110, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15110, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb3_mp1_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, +static const struct qcom_clk_ref_desc * const tcsr_cc_x1e80100_clk_descs[]= =3D { + [TCSR_EDP_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_edp_clkref_en", + .offset =3D 0x15130, + .regulator_names =3D x1e80100_tcsr_tx0_rpt3_rx3_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt3_rx3_regulators), }, -}; - -static struct clk_branch tcsr_usb2_1_clkref_en =3D { - .halt_reg =3D 0x15114, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15114, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb2_1_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_PCIE_2L_4_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_pcie_2l_4_clkref_en", + .offset =3D 0x15100, + .regulator_names =3D x1e80100_tcsr_tx1_rpt1_rx1_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt1_rx1_regulators), }, -}; - -static struct clk_branch tcsr_ufs_phy_clkref_en =3D { - .halt_reg =3D 0x15118, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15118, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_ufs_phy_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_PCIE_2L_5_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_pcie_2l_5_clkref_en", + .offset =3D 0x15104, + .regulator_names =3D x1e80100_tcsr_tx1_rpt12_rx2_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt12_rx2_regulators), }, -}; - -static struct clk_branch tcsr_usb4_1_clkref_en =3D { - .halt_reg =3D 0x15120, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15120, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb4_1_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_PCIE_8L_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_pcie_8l_clkref_en", + .offset =3D 0x15108, + .regulator_names =3D x1e80100_tcsr_tx1_rpt0_rx0_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt0_rx0_regulators), }, -}; - -static struct clk_branch tcsr_usb4_2_clkref_en =3D { - .halt_reg =3D 0x15124, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15124, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb4_2_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_USB3_MP0_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb3_mp0_clkref_en", + .offset =3D 0x1510c, + .regulator_names =3D x1e80100_tcsr_tx1_rpt0_rx0_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt0_rx0_regulators), }, -}; - -static struct clk_branch tcsr_usb2_2_clkref_en =3D { - .halt_reg =3D 0x15128, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x15128, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_usb2_2_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_USB3_MP1_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb3_mp1_clkref_en", + .offset =3D 0x15110, + .regulator_names =3D x1e80100_tcsr_tx1_rpt0_rx0_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt0_rx0_regulators), }, -}; - -static struct clk_branch tcsr_pcie_4l_clkref_en =3D { - .halt_reg =3D 0x1512c, - .halt_check =3D BRANCH_HALT_DELAY, - .clkr =3D { - .enable_reg =3D 0x1512c, - .enable_mask =3D BIT(0), - .hw.init =3D &(struct clk_init_data){ - .name =3D "tcsr_pcie_4l_clkref_en", - .parent_data =3D &(const struct clk_parent_data){ - .index =3D DT_BI_TCXO_PAD, - }, - .num_parents =3D 1, - .ops =3D &clk_branch2_ops, - }, + [TCSR_USB2_1_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb2_1_clkref_en", + .offset =3D 0x15114, + .regulator_names =3D x1e80100_tcsr_tx0_rpt3_rx3_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt3_rx3_regulators), + }, + [TCSR_UFS_PHY_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_ufs_phy_clkref_en", + .offset =3D 0x15118, + .regulator_names =3D x1e80100_tcsr_tx1_rpt12_rx2_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx1_rpt12_rx2_regulators), + }, + [TCSR_USB4_1_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb4_1_clkref_en", + .offset =3D 0x15120, + .regulator_names =3D x1e80100_tcsr_tx0_rpt4_rx4_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt4_rx4_regulators), + }, + [TCSR_USB4_2_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb4_2_clkref_en", + .offset =3D 0x15124, + .regulator_names =3D x1e80100_tcsr_tx0_rpt3_rx3_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt3_rx3_regulators), + }, + [TCSR_USB2_2_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_usb2_2_clkref_en", + .offset =3D 0x15128, + .regulator_names =3D x1e80100_tcsr_tx0_rpt3_rx3_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt3_rx3_regulators), + }, + [TCSR_PCIE_4L_CLKREF_EN] =3D &(const struct qcom_clk_ref_desc) { + .name =3D "tcsr_pcie_4l_clkref_en", + .offset =3D 0x1512c, + .regulator_names =3D x1e80100_tcsr_tx0_rpt4_rx4_regulators, + .num_regulators =3D ARRAY_SIZE(x1e80100_tcsr_tx0_rpt4_rx4_regulators), }, -}; - -static struct clk_regmap *tcsr_cc_x1e80100_clocks[] =3D { - [TCSR_EDP_CLKREF_EN] =3D &tcsr_edp_clkref_en.clkr, - [TCSR_PCIE_2L_4_CLKREF_EN] =3D &tcsr_pcie_2l_4_clkref_en.clkr, - [TCSR_PCIE_2L_5_CLKREF_EN] =3D &tcsr_pcie_2l_5_clkref_en.clkr, - [TCSR_PCIE_8L_CLKREF_EN] =3D &tcsr_pcie_8l_clkref_en.clkr, - [TCSR_USB3_MP0_CLKREF_EN] =3D &tcsr_usb3_mp0_clkref_en.clkr, - [TCSR_USB3_MP1_CLKREF_EN] =3D &tcsr_usb3_mp1_clkref_en.clkr, - [TCSR_USB2_1_CLKREF_EN] =3D &tcsr_usb2_1_clkref_en.clkr, - [TCSR_UFS_PHY_CLKREF_EN] =3D &tcsr_ufs_phy_clkref_en.clkr, - [TCSR_USB4_1_CLKREF_EN] =3D &tcsr_usb4_1_clkref_en.clkr, - [TCSR_USB4_2_CLKREF_EN] =3D &tcsr_usb4_2_clkref_en.clkr, - [TCSR_USB2_2_CLKREF_EN] =3D &tcsr_usb2_2_clkref_en.clkr, - [TCSR_PCIE_4L_CLKREF_EN] =3D &tcsr_pcie_4l_clkref_en.clkr, -}; - -static const struct regmap_config tcsr_cc_x1e80100_regmap_config =3D { - .reg_bits =3D 32, - .reg_stride =3D 4, - .val_bits =3D 32, - .max_register =3D 0x2f000, - .fast_io =3D true, -}; - -static const struct qcom_cc_desc tcsr_cc_x1e80100_desc =3D { - .config =3D &tcsr_cc_x1e80100_regmap_config, - .clks =3D tcsr_cc_x1e80100_clocks, - .num_clks =3D ARRAY_SIZE(tcsr_cc_x1e80100_clocks), }; =20 static const struct of_device_id tcsr_cc_x1e80100_match_table[] =3D { @@ -261,7 +150,9 @@ MODULE_DEVICE_TABLE(of, tcsr_cc_x1e80100_match_table); =20 static int tcsr_cc_x1e80100_probe(struct platform_device *pdev) { - return qcom_cc_probe(pdev, &tcsr_cc_x1e80100_desc); + return qcom_clk_ref_probe(pdev, &tcsr_cc_x1e80100_regmap_config, + tcsr_cc_x1e80100_clk_descs, + ARRAY_SIZE(tcsr_cc_x1e80100_clk_descs)); } =20 static struct platform_driver tcsr_cc_x1e80100_driver =3D { --=20 2.34.1 From nobody Sat Jul 25 18:10:12 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7E88C3AA9C4 for ; Wed, 15 Jul 2026 02:40:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784083254; cv=none; b=cGfQdGesxstX7ugp7t3yqsBD1wahJnHIoxtaRwD00Rm6NkSQ5qYu0D9zvooQBdxJSB/+pFTYt44bN8EU7WtTZw7mu0D2P2Ca1Rb9cOSXZpKqy+3OT9gcdDecnS8WouJraDMr5TgOs1UJSKr8BfqBz6JFWM6gs7Mq5JgLY5pmin0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784083254; c=relaxed/simple; bh=Y7Enj5nvTnUAitOITbmVzUKyVAQIsXafQXnlA1pe5jU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Rka4hOJib3gOI4pazmHWmtE+exANXpx8rGl6I+NaeJfI3AAmvx7rbpb2KU57VmTtJbo2WqQL1Wmw9XgC/CL76MOncH53hSUWvNVcOwEDkHTCagv7iyoa1ddsxHH9fQ40Tb12/0I8FaNSQO3Ca3RdHFWf1hbOFMeuHMKeoGdGavk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=QDcYKy8Q; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=b1+SQhS5; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="QDcYKy8Q"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="b1+SQhS5" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66F0IWJH2172241 for ; Wed, 15 Jul 2026 02:40:50 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= k7HQRci3DBuDSJayO0pvsfI9FYIEDGLij9I7lpGA+Hc=; b=QDcYKy8QemlXXVMC PF5yxgH1PBlEwYkhr8Ne90av9AApceQSV3tdvkYQmAVE3SpcI+vJnhL2+G5GNnAx n0cESaM/VT2WlJNPXRMry65XstRwSHURTnopC53oiscVn4+S3eDojuRuEuxENLit ydoXBRVz3kovEpRBav5oxLNhZ2w7RkMrxk95AA8BXxzaLIa8BWEi78KH9GbFD4UT 2D7/c7jmo1fsys2b6Hstn4U3aLQVzkVX7rTuoLcBb5RUTPuyfgUcf9UtDpAvu9Q8 yFSXHx+AkS8LdiFfglRFPwj19QvZfAK4seDkUfhSA1TGdKWlh4T0S4+Hgw3qVC5u Z5wyeg== Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fdnnqtpj5-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 15 Jul 2026 02:40:50 +0000 (GMT) Received: by mail-pg1-f200.google.com with SMTP id 41be03b00d2f7-ca7c1e22995so6163631a12.3 for ; Tue, 14 Jul 2026 19:40:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784083249; x=1784688049; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=k7HQRci3DBuDSJayO0pvsfI9FYIEDGLij9I7lpGA+Hc=; b=b1+SQhS5tz/JDm2rwgJFQnTQMtYmEDRhkT17lr/6hEB6KRVvL0SyGIkG9b0irlpaBL 1t0mM4+WnwQgaVTV7xC2u4Ls22JNT3+P+a5akukMcAUdZj1du0q4zXbxJqJbRWTPELyY GYNTH18JFq4PVTbZCw0IichNuYPE46S0Bgt27JrpYKtnEK+eYoPCcXVti5N+dVQ4L4yu KpcTIlh1GXvXOp4M6WLTJ95tS7SS4R2pNketjBmUFdFJOJCU1jj8RLcr8bH69paYlh3d XLSLXyLpg/Htyr9gfP4UXybxPUWXc9+3VAkF08NMyAtZgwFMBJmx0U0wy8ApgKcj6bKg /8Gw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784083249; x=1784688049; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=k7HQRci3DBuDSJayO0pvsfI9FYIEDGLij9I7lpGA+Hc=; b=NRshekp7VCI5LLJyNVtYtbG+r67jBtZUt+Tn2LyVvElwJBOewfljf5aCJIzkl2TUDJ DCvsi9PoGM6TWVf+pJo6t0YI2JDUB7FU0eDcJpujkodpWR4uI6HHqLgxlHdm6U0HzGxC 3vCjgcixSoVCNprzhPDPlQ1RlcsFmYG+8NuID7Yz3q7nxVRrNMrqnTUcJ3z6EvEmR1ss 6ZVUO8v/hggtA87dUI6sFebCAihpo6wOEsiTOKslVCbWXe4oYtn9atIp0AJQBh9TGlPj yj7WPMBmeh0gT1vbUm+aduwcLo57A2gaZvEz92pahOTKvrSPyJMEG6NdFXQuJLE/27K+ R51A== X-Forwarded-Encrypted: i=1; AHgh+Rq9wA/+3GJuk94S87S9/vynJ8PHtblozP5bdIA2qmCPXiCxslM+0loxdFaiIYTro89WBFxKSjTGulDmXTA=@vger.kernel.org X-Gm-Message-State: AOJu0YydJRoiCNzILSMYjs0RBersfjXkxpZPQO9r7felWtH1sOD2HtYS qACXtgIlHL/zmXX7H73MEpEqHGmaDTWmt4Lfi01yU5UxIc/mgargQmMQTVg+0MofwNbjF6g5Dhz Jqn2X2Q9Xrsq4N2ZymDT/I22nPH7SCQZgS1i9ajtftQDe0mz5eoFX8jhmZAi/xKFNcDI= X-Gm-Gg: AfdE7cmIH62ZtZXHLHQgYG02nYYzLsk2sUxR7U7TSCapPy4PwV89EXjIW9RgsIvKUFA LeqcCTNjMKfnxD/yQYT29Ksm1msGK5AXbMgI6KLXSotJPLEguUgdaQ9Qdl0ZPmXRhmngp+4BJSA tYMRpB+zOSCqMEyYf22edhDGGZwFg+klMuGj2NZjG1TLx+MxLILdseeKEgcN4PBOH7t3qYiLSl8 UHlC7uwaeIyFgCcZDIzD1ik7oFC8zAn7F2yTYGbxhdfy9Szy+w+nZi02hSkMeTUYqtauKxpQn52 GDSLEIYcbHYEXFgwnB0M88Y9A6+lty14Laefpwi6jja8rDG9HUpwRz0AknDHMYxfsDPf2NKjSyk a3JzJld666q4SafHTBJZ7NfO2zmN3xls3Ocqh5nXKJrZInFBv1Dxecb1keA== X-Received: by 2002:a05:6a21:a98:b0:3bf:6c08:fb83 with SMTP id adf61e73a8af0-3c36c3ddccbmr1078247637.51.1784083248715; Tue, 14 Jul 2026 19:40:48 -0700 (PDT) X-Received: by 2002:a05:6a21:a98:b0:3bf:6c08:fb83 with SMTP id adf61e73a8af0-3c36c3ddccbmr1078210637.51.1784083248091; Tue, 14 Jul 2026 19:40:48 -0700 (PDT) Received: from hu-qianyu-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-13b659d8da9sm155285746c88.14.2026.07.14.19.40.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jul 2026 19:40:47 -0700 (PDT) From: Qiang Yu Date: Tue, 14 Jul 2026 19:40:43 -0700 Subject: [PATCH 3/3] arm64: dts: qcom: hamoa/purwa: Add QREF regulator supplies Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260714-hamoa_tcsr_qref_0714_2-v1-3-13047922a376@oss.qualcomm.com> References: <20260714-hamoa_tcsr_qref_0714_2-v1-0-13047922a376@oss.qualcomm.com> In-Reply-To: <20260714-hamoa_tcsr_qref_0714_2-v1-0-13047922a376@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Qiang Yu X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784083243; l=26246; i=qiang.yu@oss.qualcomm.com; s=20250513; h=from:subject:message-id; bh=Y7Enj5nvTnUAitOITbmVzUKyVAQIsXafQXnlA1pe5jU=; b=LPhJum2nzbYScgqj8qoMy5+lnfSQlb4g2GvvDi4TWXmGCHjGMjOsZ3oJMVbvkKCJd50eRElhw dMRSiBGpfzJCghtgqdMF0NVbH9StJdEXoRlKh/SyOB6XvS8lVVpCdia X-Developer-Key: i=qiang.yu@oss.qualcomm.com; a=ed25519; pk=Rr94t+fykoieF1ngg/bXxEfr5KoQxeXPtYxM8fBQTAI= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE1MDAyMyBTYWx0ZWRfX3UGWbw1wNukk M8rH4HEfahxNndE02S/3PcBc5KbkOf0VwkzfElIp6ptn5ZBUN6zHLt/RostKmKZE37hZaeK5dnv XxxIJMRzO50MYokPrsTeDXbstVHRUrTjdtBeA5cflDAIMARflftL/kmdbBjl0h1bLnn8Rmrw+3T zEkEbzCDQs3NIab3NULXgf6YD+62vezMffLPRpxGF4Imo+PPZSXJrN7ob+RbA8IvXgzHqSOPlFV 1MmgZ0kNsZTm9dt6a91jg4uI1fIA/Z48oQ9UH1Enh24gI5G8+RCSy1FbrW1gq0ApLzmcWmDQY4M U41vE13RFqeHQGXI+0w424IojORbISt7/qYJzWtzHdydi9IfT8LcvRv+OZBKlcVdTBFXFeFbiaY j1lloJy7b/7oPE1caKeyiK8nEW2rGV/whUN111IEa8dwpBv3dM3YZili0HrfaGMwB1RI16HSUrN JTJAXQS/Y8R58tIEq3A== X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE1MDAyMyBTYWx0ZWRfX5n41+MRCzRPX yVqbeJTLZJ4/Nrw4Er20ozDqB2+ubLUDFczcbK25opxuRbsIqbJWimK1ArZ94M+O5Iu0J8XuyXU a4LLzKrd+sF1CGCQnDSeOSunMmx9sQ0= X-Authority-Analysis: v=2.4 cv=U+Oiy+ru c=1 sm=1 tr=0 ts=6a56f332 cx=c_pps a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=4vDcivUYQOVtOqHL04gA:9 a=QEXdDO2ut3YA:10 a=3WC7DwWrALyhR5TkjVHa:22 X-Proofpoint-GUID: MQ0ty8wN1bc7p5uwdbbsjGvcfs072CK1 X-Proofpoint-ORIG-GUID: MQ0ty8wN1bc7p5uwdbbsjGvcfs072CK1 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-15_01,2026-07-14_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 malwarescore=0 bulkscore=0 lowpriorityscore=0 suspectscore=0 clxscore=1015 priorityscore=1501 impostorscore=0 adultscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607150023 Wire up the LDO supplies required by the QREF and refgen blocks on Purwa and Hamoa boards. Purwa's QREF topology is same as Hamoa's, so it reuses the same qcom,x1e80100-tcsr compatible and supply set rather than needing a dedicated one. Signed-off-by: Qiang Yu --- arch/arm64/boot/dts/qcom/hamoa-iot-som.dtsi | 21 +++++++++++++++++= ++++ .../qcom/hamoa-lenovo-ideacentre-mini-01q8x10.dts | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/purwa-iot-som.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-asus-vivobook-s15.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-asus-zenbook-a14.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-crd.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-dell-thena.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-hp-omnibook-x14.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1-microsoft-denali.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1e001de-devkit.dts | 21 +++++++++++++++++= ++++ .../dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi | 21 +++++++++++++++++= ++++ .../boot/dts/qcom/x1e80100-dell-xps13-9345.dts | 21 +++++++++++++++++= ++++ .../dts/qcom/x1e80100-honor-magicbook-art-14.dts | 21 +++++++++++++++++= ++++ .../boot/dts/qcom/x1e80100-lenovo-yoga-slim7x.dts | 21 +++++++++++++++++= ++++ .../dts/qcom/x1e80100-medion-sprchrgd-14-s1.dts | 21 +++++++++++++++++= ++++ .../boot/dts/qcom/x1e80100-microsoft-romulus.dtsi | 21 +++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/x1e80100-qcp.dts | 21 +++++++++++++++++= ++++ .../boot/dts/qcom/x1p42100-lenovo-thinkbook-16.dts | 21 +++++++++++++++++= ++++ .../boot/dts/qcom/x1p42100-microsoft-sp12in.dts | 21 +++++++++++++++++= ++++ 19 files changed, 399 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/hamoa-iot-som.dtsi b/arch/arm64/boot/= dts/qcom/hamoa-iot-som.dtsi index 9c5e77df0054..c035bc890f36 100644 --- a/arch/arm64/boot/dts/qcom/hamoa-iot-som.dtsi +++ b/arch/arm64/boot/dts/qcom/hamoa-iot-som.dtsi @@ -478,6 +478,27 @@ &remoteproc_cdsp { status =3D "okay"; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>; /* TPM LP & INT */ =20 diff --git a/arch/arm64/boot/dts/qcom/hamoa-lenovo-ideacentre-mini-01q8x10.= dts b/arch/arm64/boot/dts/qcom/hamoa-lenovo-ideacentre-mini-01q8x10.dts index bfb7cea56df9..4c77c51768ab 100644 --- a/arch/arm64/boot/dts/qcom/hamoa-lenovo-ideacentre-mini-01q8x10.dts +++ b/arch/arm64/boot/dts/qcom/hamoa-lenovo-ideacentre-mini-01q8x10.dts @@ -902,6 +902,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI11 (TPM) */ <76 4>, /* SPI19 (TZ Protected) */ diff --git a/arch/arm64/boot/dts/qcom/purwa-iot-som.dtsi b/arch/arm64/boot/= dts/qcom/purwa-iot-som.dtsi index 394e65518ac5..3d3b40e19c76 100644 --- a/arch/arm64/boot/dts/qcom/purwa-iot-som.dtsi +++ b/arch/arm64/boot/dts/qcom/purwa-iot-som.dtsi @@ -471,6 +471,27 @@ &remoteproc_cdsp { status =3D "okay"; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>; /* TPM LP & INT */ =20 diff --git a/arch/arm64/boot/dts/qcom/x1-asus-vivobook-s15.dtsi b/arch/arm6= 4/boot/dts/qcom/x1-asus-vivobook-s15.dtsi index 48c4ad648354..57c306047d7a 100644 --- a/arch/arm64/boot/dts/qcom/x1-asus-vivobook-s15.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-asus-vivobook-s15.dtsi @@ -1036,6 +1036,27 @@ &smb2360_1_eusb2_repeater { vdd3-supply =3D <&vreg_l14b_3p0>; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1-asus-zenbook-a14.dtsi b/arch/arm64= /boot/dts/qcom/x1-asus-zenbook-a14.dtsi index 66d566808f58..da6ecd4a1452 100644 --- a/arch/arm64/boot/dts/qcom/x1-asus-zenbook-a14.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-asus-zenbook-a14.dtsi @@ -1272,6 +1272,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI11, TZ Protected */ <90 1>; /* Unknown, TZ Protected */ diff --git a/arch/arm64/boot/dts/qcom/x1-crd.dtsi b/arch/arm64/boot/dts/qco= m/x1-crd.dtsi index 9602d65c8b3d..8bd58f194f82 100644 --- a/arch/arm64/boot/dts/qcom/x1-crd.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-crd.dtsi @@ -1528,6 +1528,27 @@ right_tweeter: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1-dell-thena.dtsi b/arch/arm64/boot/= dts/qcom/x1-dell-thena.dtsi index d6de4da02dcd..dd466aac10f2 100644 --- a/arch/arm64/boot/dts/qcom/x1-dell-thena.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-dell-thena.dtsi @@ -1301,6 +1301,27 @@ right_tweeter: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI11 (TPM) */ <76 4>, /* SPI19 (TZ Protected) */ diff --git a/arch/arm64/boot/dts/qcom/x1-hp-omnibook-x14.dtsi b/arch/arm64/= boot/dts/qcom/x1-hp-omnibook-x14.dtsi index 02708f23a865..224474678ed2 100644 --- a/arch/arm64/boot/dts/qcom/x1-hp-omnibook-x14.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-hp-omnibook-x14.dtsi @@ -1284,6 +1284,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1-microsoft-denali.dtsi b/arch/arm64= /boot/dts/qcom/x1-microsoft-denali.dtsi index 7559557610ed..9f677319a0e0 100644 --- a/arch/arm64/boot/dts/qcom/x1-microsoft-denali.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-microsoft-denali.dtsi @@ -1107,6 +1107,27 @@ right_spkr: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI (TPM) */ <238 1>; /* UFS Reset */ diff --git a/arch/arm64/boot/dts/qcom/x1e001de-devkit.dts b/arch/arm64/boot= /dts/qcom/x1e001de-devkit.dts index 2e38402e2c14..9ccfaaa3065e 100644 --- a/arch/arm64/boot/dts/qcom/x1e001de-devkit.dts +++ b/arch/arm64/boot/dts/qcom/x1e001de-devkit.dts @@ -1193,6 +1193,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>; /* SPI (TPM) */ =20 diff --git a/arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi b/= arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi index 5d49df41be02..d172d8eb52c6 100644 --- a/arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi @@ -1382,6 +1382,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-dell-xps13-9345.dts b/arch/a= rm64/boot/dts/qcom/x1e80100-dell-xps13-9345.dts index ce7b10ea89b6..ed812cf349dc 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-dell-xps13-9345.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-dell-xps13-9345.dts @@ -1069,6 +1069,27 @@ &smb2360_1_eusb2_repeater { vdd3-supply =3D <&vreg_l14b_3p0>; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI11 (TPM) */ <76 4>, /* SPI19 (TZ Protected) */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-honor-magicbook-art-14.dts b= /arch/arm64/boot/dts/qcom/x1e80100-honor-magicbook-art-14.dts index b70c1e094bbf..603f6d7717f3 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-honor-magicbook-art-14.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-honor-magicbook-art-14.dts @@ -1066,6 +1066,27 @@ right_tweeter: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>; /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-lenovo-yoga-slim7x.dts b/arc= h/arm64/boot/dts/qcom/x1e80100-lenovo-yoga-slim7x.dts index beb1475d7fa0..0ddec7b4a473 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-lenovo-yoga-slim7x.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-lenovo-yoga-slim7x.dts @@ -1347,6 +1347,27 @@ right_tweeter: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-medion-sprchrgd-14-s1.dts b/= arch/arm64/boot/dts/qcom/x1e80100-medion-sprchrgd-14-s1.dts index f95b1f9f439d..ac4e7943c608 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-medion-sprchrgd-14-s1.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-medion-sprchrgd-14-s1.dts @@ -1248,6 +1248,27 @@ right_tweeter: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p9>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <28 4>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-microsoft-romulus.dtsi b/arc= h/arm64/boot/dts/qcom/x1e80100-microsoft-romulus.dtsi index 28342cb84ded..47018bb4e7ec 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-microsoft-romulus.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100-microsoft-romulus.dtsi @@ -1322,6 +1322,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j>; +}; + &tlmm { gpio-reserved-ranges =3D <44 4>, /* SPI (TPM) */ <238 1>; /* UFS Reset */ diff --git a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts b/arch/arm64/boot/dt= s/qcom/x1e80100-qcp.dts index 8afbac349cc9..8c41ff76c68e 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts @@ -1177,6 +1177,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <33 3>, /* Unused */ <44 4>, /* SPI (TPM) */ diff --git a/arch/arm64/boot/dts/qcom/x1p42100-lenovo-thinkbook-16.dts b/ar= ch/arm64/boot/dts/qcom/x1p42100-lenovo-thinkbook-16.dts index 500809772097..53c7d0fe7d54 100644 --- a/arch/arm64/boot/dts/qcom/x1p42100-lenovo-thinkbook-16.dts +++ b/arch/arm64/boot/dts/qcom/x1p42100-lenovo-thinkbook-16.dts @@ -1324,6 +1324,27 @@ wcd_tx: codec@0,3 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <72 2>; /* Secure EC I2C connection (?) */ diff --git a/arch/arm64/boot/dts/qcom/x1p42100-microsoft-sp12in.dts b/arch/= arm64/boot/dts/qcom/x1p42100-microsoft-sp12in.dts index 0314b2246cdb..edcb6b99a384 100644 --- a/arch/arm64/boot/dts/qcom/x1p42100-microsoft-sp12in.dts +++ b/arch/arm64/boot/dts/qcom/x1p42100-microsoft-sp12in.dts @@ -968,6 +968,27 @@ right_spkr: speaker@0,1 { }; }; =20 +&tcsr { + vdda-qrefrpt0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrpt1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrpt3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrpt4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qrefrx0-0p9-supply =3D <&vreg_l3c_0p8>; + vdda-qrefrx1-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx2-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-qrefrx3-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qrefrx4-0p9-supply =3D <&vreg_l1d_0p8>; + vdda-qreftx0-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx0-1p2-supply =3D <&vreg_l2j_1p2>; + vdda-qreftx1-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-qreftx1-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen0-0p9-supply =3D <&vreg_l3i_0p8>; + vdda-refgen0-1p2-supply =3D <&vreg_l3e_1p2>; + vdda-refgen2-0p9-supply =3D <&vreg_l3j_0p8>; + vdda-refgen2-1p2-supply =3D <&vreg_l2j_1p2>; +}; + &tlmm { gpio-reserved-ranges =3D <34 2>, /* Unused */ <44 4>; /* SPI (TPM) */ --=20 2.34.1