From nobody Fri Jun 19 02:42:53 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B466C40B6DC for ; Wed, 17 Jun 2026 13:32:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781703144; cv=none; b=eCK0TsEHdRhmS3Tut87hQkIwz73jy7Bv3aOmoQbW1wBNmeCsV8deww1+UcUsaq4O2KeuUqNohEuMQHmK+cydGHa+iCT0puDUSTEMlCBLSOEp0RnTE2/qWKLsYyrx9TGdchv5ga2AKGQkdOmpandFSecJqhGTGnnU7PK7VdaJDKc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781703144; c=relaxed/simple; bh=4URic/YHvxH5xLegmZ4O43fEyunuuhWo/oprktg+16Q=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=ul74DWsutnPUkvKshrJp6KVOt7QFcgD3uTcj1TxAYwz09fsH9luYqyCN+becBLrmBKbovgr8k7Q5Sk2Lv/nA4zHJ0ERfM9RXieTmAINKvouKYtw3bvxHcehkjGewcuX8IZpnaMS0WrtjcnNQVDY7kwwkutj7yM745X3m6Kg6tYI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=g+5dUhKp; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="g+5dUhKp" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-490ae94a89eso49571335e9.1 for ; Wed, 17 Jun 2026 06:32:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1781703141; x=1782307941; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/NIxcJIu7VDuVVex0+dWXJoND3UMHyaLtOOKZ21zptM=; b=g+5dUhKpA1OPqHoKBEN22rAtPkpd/NGIDyESFuEIxTQG03g0ZW61WElzZWqGdMEJMy hhVJKhV1zzhm7UJ/1sdN1CN/zdonSFOjBXjhMksvD/6KYQ8yqh3T84uQKWVfZlL7ZqjB zg8TRId4knan0WAgfiLbx9s5k7fUqOfEASCGQuyo0lZOKTNcAPtsGeP8FMVXMUZM9IYL YYVedlRID++uKfsWm1gyhSpDj0Yw47fbmb19B8wHDKV+SPTlXfsZsWSy9/8875CnOPrN M9/ztdrpTokHlB1qtLfct2/1jEnNVu4Kz5DkjxSBC929v6pjMbu1gSw74O7XIuzcdty8 bavA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781703141; x=1782307941; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=/NIxcJIu7VDuVVex0+dWXJoND3UMHyaLtOOKZ21zptM=; b=kB9t9tkBRsXSif0o1xV//tt7iGV1gve3gUQh5H7TksikUd/JbzQ7IEIYDZQ4pKomzu dmdbvq8JTxPBVH1nt/YACX0G+26udZH/NF6+N0cq90uKTenMSbFTeQio3KoePicloj9v aBrS3xidfRthom1WnthNbZG/paJDY7TvrUDtX/TNDNgc1PkBGhXkxV4ZhV8dOSqWxC5E 0qVEGNneMiSyIBAgy+ALv/8fG5t1PdgvADBSpKPwXwQ620cC+w4zsHSBNRvAwaHVZGgm EHeAq5T8z50QW2XWCq4cRpVqA7n/QZkWrWjhTqyCnrU1GDhf7zakBx7P+5jmSjQaHj1V Yayg== X-Forwarded-Encrypted: i=1; AFNElJ80V1PQ7a3TmvOYTPKK/SdQicHPvHOLSse9Wv5g48j48ki7AKlrv/CCLD4etWdTunnCMx+0G/5Qcog0174=@vger.kernel.org X-Gm-Message-State: AOJu0YyVS2ofR0a/Ij7Ee0TDpPFfOGYY36pvi+fVB7+Ofxo5449w58k+ Xihn3Kt6voLwgEV51018RUepfsi7JxhRqn5JNu/ZfO6SdrSA21jdSpW6 X-Gm-Gg: Acq92OGuRsgPjpuLKdUTTQrbGsdKxE2T1nGlZmTeXLuDNAPuxd1DzzUSE7dxu961dWo ZiHs65LJDJZaD3Uzz+/Z/KC17T6q++g7WK/c6qz9/uH870Eu11LTUPRCZSXh67wJsCC1X6zVrzx kVAOrcIBQoq83OblGIMK2Gl/nSWmxeYvRs6kI4yru4x3D2OWiQh5E6MDSWgaQGpvg7Sjd1TEgQW vKS4HVwSYAncBs6wsvY14Ps+fMSSQqxheJTRTmGdHxGYmiHvocAvFi1ozBDV7TvSRD6gVLJ7+PR Gg7b2J2Ab8Ji1GviwqM6eElBv6eR/mcMSGNLu4l9q6E11VrOSSWRSaNTkJ3Y64hzFcfwhz1ViLt j4e7Kq1InijGHyqwUDWZ5Xni8Y1rMHTz1QsgQEmeUrZP+jz5g0sDJWG/FseJgUpIf5WN/KH5/cd JP/RixetucrDjp9ZlyunYbEQk= X-Received: by 2002:a05:600d:84ca:20b0:490:c2a2:b1d4 with SMTP id 5b1f17b1804b1-492333f7f68mr50961245e9.35.1781703140793; Wed, 17 Jun 2026 06:32:20 -0700 (PDT) Received: from taln60.nuvoton.co.il ([212.199.177.18]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49230a0e9e4sm147795145e9.0.2026.06.17.06.32.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 17 Jun 2026 06:32:20 -0700 (PDT) From: Tomer Maimon To: andrew@codeconstruct.com.au, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: openbmc@lists.ozlabs.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, avifishman70@gmail.com, tmaimon77@gmail.com, tali.perry1@gmail.com, venture@google.com, yuenn@google.com, benjaminfair@google.com Subject: [PATCH v6 1/4] arm64: dts: nuvoton: npcm845: Drop redundant timer clock-names Date: Wed, 17 Jun 2026 16:32:09 +0300 Message-Id: <20260617133212.287768-2-tmaimon77@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260617133212.287768-1-tmaimon77@gmail.com> References: <20260617133212.287768-1-tmaimon77@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The NPCM845 timer0 node references a single clock, but its clock-names property is not described by the timer binding. Drop the undocumented name so the DTS matches the binding. Signed-off-by: Tomer Maimon --- arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi | 1 - 1 file changed, 1 deletion(-) diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi b/arch= /arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi index c781190b42c5..9e4fa2669f4d 100644 --- a/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi +++ b/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi @@ -73,7 +73,6 @@ timer0: timer@8000 { interrupts =3D ; reg =3D <0x8000 0x1C>; clocks =3D <&refclk>; - clock-names =3D "refclk"; }; =20 serial0: serial@0 { --=20 2.34.1 From nobody Fri Jun 19 02:42:53 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4C058421A07 for ; Wed, 17 Jun 2026 13:32:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781703146; cv=none; b=iu7VUtcjC00W0GE95kezK5pMN3aZ3ujMHqcm/NB8EFRnpN98Zj/GVB8f8gULzOHvkkKs7tKQLRxM27XwDWwkYsJTLMuo7RMlVBD91QLnUr+iXmmitXEooh9/c1NmIoTYF60uMcOIyJl0rgXL0qrRktxl12OPgDFIG/GqL4itt8Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781703146; c=relaxed/simple; bh=4L59kWPU2GTK4BDITFqFCB5wF5Pp+LPTRabGv6hHYj8=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=G8/tRJfefN3c8/PJeT+Y7tN442QgrvXQgGVDeGT21gUPIxTdsXGNoW7h0wP1P0mf7BQpTES3WXLhJVacJ+rsQ6hhxUgFMPEqCXjVgygCReDx8fU3+h86xKe02qrHCFMJoQ89C3Z6NLuk/2sj0K+/f98ezaYfveuk/8qDOkms5fM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=dBnqVoU/; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="dBnqVoU/" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-491b390f9e9so49132345e9.0 for ; Wed, 17 Jun 2026 06:32:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1781703144; x=1782307944; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=HVsayAMQyYoUASQDp6CaRR3SeM73nxQGt/zbkOc5q+o=; b=dBnqVoU/P53L8FYpKLygkv95m76LRMwkcYh6T/p/DVLlmNwcW/qQAhywPIHySwV48y e8lkWDaZmfcwv+Dgc/bCPCHBv5YAQ1Tdq8EwygGmxRey9SRxEA3zXg1i8imTX4kmtFwY QYTLWn/zdyQKU4rS3jRS8raNY4b60g82jBGQLNpAk/sjwjesDzXOLfySRPQAv18eEBrH P4nwtEL50r23TwUqUxpFA/vSecOg8Er0sL3PwZjylbFL0TqRMxKVUt8TdKjxzfTEAHWK +1sqALYMhp4JTQ4gKiQE43mxzJR7/GJmbXYMGE5xF+/H4g+kjpD8dvrUi012ZyDBWBQA P6KA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781703144; x=1782307944; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=HVsayAMQyYoUASQDp6CaRR3SeM73nxQGt/zbkOc5q+o=; b=tHptxh6ECeWlJTwePwIE5EFy2hiMbogEblj+CVGWqufEHWqw6hCdnPlC43ztnpeEr4 yIJWak/Gps7ig782plt8upeUwMMucfpQxLnG64jXs/bYp0QUsmkkDP0OcW/5t+0fJCW4 TJwYdtEbueHNjRoX3lIDT4UjzeXMJIsnfwDrgzzsAr/KqFwekG4Gcdd3EZB51DAiA3+H uyoYbtBbdcIxkJpqyUshZqDgUykNMmxLXFPOK8yqamG6bf8qrQCaVhCtmAT8SNEeQQhX V8ZVVXyGMEfebVNo/hfCj7V4tKrbjWJStuUZ24AAyHzJhJZGpJh+a9t5TLpgjRuDVYjG C+mA== X-Forwarded-Encrypted: i=1; AFNElJ8Qyd2IhJxePb2crhgA1eTSCDoqng3Sct3mKgNzQkQp5KsOlE2j7EYb7hPy7jolM/wZ23VIhr70Vw32G4k=@vger.kernel.org X-Gm-Message-State: AOJu0YyfLsGdYlLwbyWIS9+/nDKwCqRq7+FWzt1xzCb4zuGqpE/IQmBo JyAOTa49rKqQNUko8D+LMSACoYEBDF8yMRmDVOFUj2FDq0kQwAqbhB9a X-Gm-Gg: Acq92OHAzQ5N0P1mSoOhNO3HSlk+I4RR4krNJ81PYQyXHP3c0MSWS23KFgZJuNQVtrv LQ+B05e009G4bt6Yroe6gGFCk6I3TXmCNTs0Sc+/slwrSqI0Hv1GFhUHHtQOLSAg96n50UqoN2b Oo9ajND5JEdZub1Whx0cwGeLFPOVWXmerXvc7tvr4ITpMtoRQf9ZAruvdK6mer/0XXvVxHRT4bH ScRCa4oNhqXm6XUcSfPboUn7WQO8mo3Oq8+bFkVisQzDGgJOY+bCeVc2vCX/sqeEgXHDqHSRzgM yFfQqWEGtTY/xf17E+IivVJWYoYmVml6DdaLiIRCIGu/xgIpwrvSwVlsilJrLvm6aOMeSpUMJIO djFcCilGFoOyxUNfHsIHbHpl3wF/tkrYgAA1wRPEbNdtOC6n8E5kh+hd1LFvTXngSYB2pEFy9bH hPNahj+ArP+fhX6k+KYe0UNqw= X-Received: by 2002:a05:600c:8287:b0:490:9782:3eb8 with SMTP id 5b1f17b1804b1-492333d785dmr70645425e9.25.1781703143318; Wed, 17 Jun 2026 06:32:23 -0700 (PDT) Received: from taln60.nuvoton.co.il ([212.199.177.18]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49230a0e9e4sm147795145e9.0.2026.06.17.06.32.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 17 Jun 2026 06:32:22 -0700 (PDT) From: Tomer Maimon To: andrew@codeconstruct.com.au, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: openbmc@lists.ozlabs.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, avifishman70@gmail.com, tmaimon77@gmail.com, tali.perry1@gmail.com, venture@google.com, yuenn@google.com, benjaminfair@google.com Subject: [PATCH v6 2/4] arm64: dts: nuvoton: npcm845: Reorder timer0 and PECI nodes Date: Wed, 17 Jun 2026 16:32:10 +0300 Message-Id: <20260617133212.287768-3-tmaimon77@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260617133212.287768-1-tmaimon77@gmail.com> References: <20260617133212.287768-1-tmaimon77@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Move the timer0 and PECI nodes so the APB children are ordered by ascending unit address. Signed-off-by: Tomer Maimon --- .../dts/nuvoton/nuvoton-common-npcm8xx.dtsi | 25 ++++++++++++------- 1 file changed, 16 insertions(+), 9 deletions(-) diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi b/arch= /arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi index 9e4fa2669f4d..0e5feabf2d71 100644 --- a/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi +++ b/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi @@ -59,15 +59,6 @@ apb { ranges =3D <0x0 0x0 0xf0000000 0x00300000>, <0xfff00000 0x0 0xfff00000 0x00016000>; =20 - peci: peci-controller@100000 { - compatible =3D "nuvoton,npcm845-peci"; - reg =3D <0x100000 0x1000>; - interrupts =3D ; - clocks =3D <&clk NPCM8XX_CLK_APB3>; - cmd-timeout-ms =3D <1000>; - status =3D "disabled"; - }; - timer0: timer@8000 { compatible =3D "nuvoton,npcm845-timer"; interrupts =3D ; @@ -138,6 +129,13 @@ serial6: serial@6000 { status =3D "disabled"; }; =20 + timer0: timer@8000 { + compatible =3D "nuvoton,npcm845-timer"; + interrupts =3D ; + reg =3D <0x8000 0x1C>; + clocks =3D <&refclk>; + }; + watchdog0: watchdog@801c { compatible =3D "nuvoton,npcm845-wdt", "nuvoton,npcm750-wdt"; interrupts =3D ; @@ -161,6 +159,15 @@ watchdog2: watchdog@a01c { status =3D "disabled"; clocks =3D <&refclk>; }; + + peci: peci-controller@100000 { + compatible =3D "nuvoton,npcm845-peci"; + reg =3D <0x100000 0x1000>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_APB3>; + cmd-timeout-ms =3D <1000>; + status =3D "disabled"; + }; }; }; =20 --=20 2.34.1 From nobody Fri Jun 19 02:42:53 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 95540428462 for ; Wed, 17 Jun 2026 13:32:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781703149; cv=none; b=A7cxJ3g+ucgNk5hCp1f8B1QTPzWC3mYIIwH+hohm403Unu58prCPe6vmw0JuvTaOq75uf8lbc4PAf14QCY8wVYvENnV3Gm4hgUBrwoCgHvOb9Cw+SDSOOJdeSz1LX5Bd1xbAVrCumpfOhcbIN5r7VP9EC8YqJvLg8YQ9sTSzeao= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781703149; c=relaxed/simple; bh=77P1q+uKDJUEMwW3+8X6CpgdwXjUOPF2hjebeB/fIBA=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=tCbeZ9IZHNelpKKFOAig2pFwUAK16+cljLGQ23G8WiUrxY2Nu0/Zd4NMT6XH+tSJob0TneBb9GrgrvjiaD7+pQ8YF0l0Xn+b7zWspbdAwO/iK8YZQz40SqtuWReSkvs6pY0IkQxm64T1Nd3hrmABldkdcSWo6ftBeo4xhXYuOUQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=hGpRCX6I; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hGpRCX6I" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-490cf322ed0so40280545e9.1 for ; Wed, 17 Jun 2026 06:32:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1781703146; x=1782307946; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=78Ks0R/Z/SNTjDjLQNOf4Vmzo+BkG+DdEzWjdu49emI=; b=hGpRCX6I7BXppHdMBxMB0IXTJumeqlOHlLNCO9eo5MxMw/r06JhP6oHcqhReHbXFu3 IQbibhRjnBW9E/rnaXaBIcPmNr2b6ow9lW0q9nw1Df5hOVrm3U9Oot+hQ2Rqh71ivFlt RFxCJPhNz/1MeG3hG/7DyVwJH88zqEhfjjWoMjqEaWQU/fZv3cB6rzU69AJxD90SR+4k mR8CFN6U2gUe+MNeIR7Ohvcv1/lq9f2BgVL6noSaQ4OX1ro1wJw7dyy+RuoArB3uTDLK nynXJXLaglq46+8DGE2W/Pab2GftX7UIr7yCqcFb3wfDHb3fF3zpTvA4+KwO3q8IZIkt KkDA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781703146; x=1782307946; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=78Ks0R/Z/SNTjDjLQNOf4Vmzo+BkG+DdEzWjdu49emI=; b=bFggxcEERbINVJydEUMOh9p3cP6+ui3SuTo3z188TCAudh55hGpU46jYtrT3rkZ9YL oqNy51XchzZDtKdTahw41BSp+nmKMsNmdzjUzYsn3mXJ6u+XHq+M0ybaOPuYxRqS1nXE lhe6o3ku3NMipWYSMswb7Ylhz3arDkuBL+Jp6NBOTe6aQTYKdZDvU4Qs3uB+15xDXPcs kECvGgQfsAicxq51k8GTU9pO5ALgHLcUe5EOqbEoSCnrCr1wFLl89vZ6GPPCsLRn/Ddx xAyOZhlD/WCcB8JoT7nAtjhfLqhK74+cTip5cdhcZQd1x7mZVrXY1Tln5EhXp7wA5HT7 Owrw== X-Forwarded-Encrypted: i=1; AFNElJ/28151eQq+SfOsIjYMsVbAbs/STfBn/AJsJ70uH0uobAlDImh3/Ntr+QvGJBp46DoKSaYdb4KPNDare5M=@vger.kernel.org X-Gm-Message-State: AOJu0Yzu0hy4U7HMnl71QI5ZIEBABXjtTTJ++JMrl2D2eenQegEnG0JY bk3j7bghR7mqaEkZlOnqtac5uGTJSkE0wP6mQlDfnAPcyacqPmOs1dpo X-Gm-Gg: Acq92OHN6STbPzchv4whUEx4dj5gps8XnyQ+ukukNW32EkXP+yGX+WFF57mkGQ9ZgBH Yw2nEFXs6CbbU1yLVFccikixPamEN+lEYlWFk1KKkBX4U83opdrzYwbuU1Kuz9AB+4b8CRovPtz Tt9+2iH5phUhitAgcVGGBqe2pLj1jzDwNRTE9+c9af+1ERj6+7wKQnq6h05XbjQFm9IgoQOvBva rVo9s85MmeJOnFeouC8yF7GeSHMq+AtrX/hVauGasuMAK9LaatUjddAhRKysCUB5ghD1nS0OJsz zy4wifAOX7CWKtxv/3d3ReLAXhkwX0AT2mv7Ybc262WNOWcIR5b8BNRFFJIf3uJsOqvTvtC8LXH yjZMeqQDCPgAneLAMQuXfhri2XWWiOCAeZq3UTA3PfxXrtTVEbWGZ8RvaefEEhDsfGmrWj4Xj3b Lno+Xt1a3mbz1KpTwUJHbEgqw= X-Received: by 2002:a05:600c:2ed2:b0:490:b645:3213 with SMTP id 5b1f17b1804b1-492333c9408mr46951055e9.19.1781703145709; Wed, 17 Jun 2026 06:32:25 -0700 (PDT) Received: from taln60.nuvoton.co.il ([212.199.177.18]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49230a0e9e4sm147795145e9.0.2026.06.17.06.32.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 17 Jun 2026 06:32:25 -0700 (PDT) From: Tomer Maimon To: andrew@codeconstruct.com.au, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: openbmc@lists.ozlabs.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, avifishman70@gmail.com, tmaimon77@gmail.com, tali.perry1@gmail.com, venture@google.com, yuenn@google.com, benjaminfair@google.com Subject: [PATCH v6 3/4] arm64: dts: nuvoton: npcm845: Add peripheral nodes Date: Wed, 17 Jun 2026 16:32:11 +0300 Message-Id: <20260617133212.287768-4-tmaimon77@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260617133212.287768-1-tmaimon77@gmail.com> References: <20260617133212.287768-1-tmaimon77@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Extend the NPCM845 SoC DTSI with the peripheral controller nodes needed by the evaluation board and downstream platforms. Add the Ethernet MACs, USB device controllers and PHY, MMC controller, FIU controllers, memory controller, RNG, ADC, PWM/FAN controller, and I2C buses. Also add the OP-TEE firmware node needed to describe these blocks. Signed-off-by: Tomer Maimon --- .../dts/nuvoton/nuvoton-common-npcm8xx.dtsi | 695 +++++++++++++++++- .../boot/dts/nuvoton/nuvoton-npcm845.dtsi | 11 +- 2 files changed, 697 insertions(+), 9 deletions(-) diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi b/arch= /arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi index 0e5feabf2d71..7608dcf5489c 100644 --- a/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi +++ b/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi @@ -4,6 +4,7 @@ #include #include #include +#include =20 / { #address-cells =3D <2>; @@ -35,6 +36,11 @@ gic: interrupt-controller@dfff9000 { }; }; =20 + udc0_phy: usb-phy { + compatible =3D "usb-nop-xceiv"; + #phy-cells =3D <0>; + }; + ahb { #address-cells =3D <2>; #size-cells =3D <2>; @@ -51,6 +57,252 @@ clk: rstc: reset-controller@f0801000 { #clock-cells =3D <1>; }; =20 + gmac1: ethernet@f0804000 { + device_type =3D "network"; + compatible =3D "snps,dwmac-3.72a", "snps,dwmac"; + reg =3D <0x0 0xf0804000 0x0 0x2000>; + interrupts =3D ; + interrupt-names =3D "macirq"; + clocks =3D <&clk NPCM8XX_CLK_AHB>; + clock-names =3D "stmmaceth"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&rg2_pins + &rg2mdio_pins>; + status =3D "disabled"; + }; + + gmac2: ethernet@f0806000 { + device_type =3D "network"; + compatible =3D "snps,dwmac-3.72a", "snps,dwmac"; + reg =3D <0x0 0xf0806000 0x0 0x2000>; + interrupts =3D ; + interrupt-names =3D "macirq"; + clocks =3D <&clk NPCM8XX_CLK_AHB>; + clock-names =3D "stmmaceth"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&r1_pins + &r1err_pins + &r1md_pins>; + status =3D "disabled"; + }; + + gmac3: ethernet@f0808000 { + device_type =3D "network"; + compatible =3D "snps,dwmac-3.72a", "snps,dwmac"; + reg =3D <0x0 0xf0808000 0x0 0x2000>; + interrupts =3D ; + interrupt-names =3D "macirq"; + clocks =3D <&clk NPCM8XX_CLK_AHB>; + clock-names =3D "stmmaceth"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&r2_pins + &r2err_pins + &r2md_pins>; + status =3D "disabled"; + }; + + mc: memory-controller@f0824000 { + compatible =3D "nuvoton,npcm845-memory-controller"; + reg =3D <0x0 0xf0824000 0x0 0x1000>; + interrupts =3D ; + }; + + udc0: usb@f0830000 { + compatible =3D "nuvoton,npcm845-udc", "nuvoton,npcm750-udc"; + reg =3D <0x0 0xf0830000 0x0 0x1000 + 0x0 0xfffeb000 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc1: usb@f0831000 { + compatible =3D "nuvoton,npcm845-udc", "nuvoton,npcm750-udc"; + reg =3D <0x0 0xf0831000 0x0 0x1000 + 0x0 0xfffeb800 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc2: usb@f0832000 { + compatible =3D "nuvoton,npcm845-udc", "nuvoton,npcm750-udc"; + reg =3D <0x0 0xf0832000 0x0 0x1000 + 0x0 0xfffec000 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc3: usb@f0833000 { + compatible =3D "nuvoton,npcm845-udc", "nuvoton,npcm750-udc"; + reg =3D <0x0 0xf0833000 0x0 0x1000 + 0x0 0xfffec800 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc4: usb@f0834000 { + compatible =3D "nuvoton,npcm845-udc", "nuvoton,npcm750-udc"; + reg =3D <0x0 0xf0834000 0x0 0x1000 + 0x0 0xfffed000 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc5: usb@f0835000 { + compatible =3D "nuvoton,npcm845-udc", "nuvoton,npcm750-udc"; + reg =3D <0x0 0xf0835000 0x0 0x1000 + 0x0 0xfffed800 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc6: usb@f0836000 { + compatible =3D "nuvoton,npcm845-udc", "nuvoton,npcm750-udc"; + reg =3D <0x0 0xf0836000 0x0 0x1000 + 0x0 0xfffee000 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc7: usb@f0837000 { + compatible =3D "nuvoton,npcm845-udc", "nuvoton,npcm750-udc"; + reg =3D <0x0 0xf0837000 0x0 0x1000 + 0x0 0xfffee800 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc8: usb@f0838000 { + compatible =3D "nuvoton,npcm845-udc", "nuvoton,npcm750-udc"; + reg =3D <0x0 0xf0838000 0x0 0x1000 + 0x0 0xfffef000 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc9: usb@f0839000 { + compatible =3D "nuvoton,npcm845-udc", "nuvoton,npcm750-udc"; + reg =3D <0x0 0xf0839000 0x0 0x1000 + 0x0 0xfffef800 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + sdhci: mmc@f0842000 { + compatible =3D "nuvoton,npcm845-sdhci"; + reg =3D <0x0 0xf0842000 0x0 0x100>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_AHB>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&mmc8_pins + &mmc_pins>; + status =3D "disabled"; + }; + + fiu0: spi@fb000000 { + compatible =3D "nuvoton,npcm845-fiu"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x0 0xfb000000 0x0 0x1000>; + reg-names =3D "control"; + clocks =3D <&clk NPCM8XX_CLK_SPI0>; + status =3D "disabled"; + }; + + fiu1: spi@fb002000 { + compatible =3D "nuvoton,npcm845-fiu"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x0 0xfb002000 0x0 0x1000>; + reg-names =3D "control"; + clocks =3D <&clk NPCM8XX_CLK_SPI1>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&spi1_pins>; + status =3D "disabled"; + }; + + fiu3: spi@c0000000 { + compatible =3D "nuvoton,npcm845-fiu"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x0 0xc0000000 0x0 0x1000>; + reg-names =3D "control"; + clocks =3D <&clk NPCM8XX_CLK_SPI3>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&spi3_pins>; + status =3D "disabled"; + }; + + fiux: spi@fb001000 { + compatible =3D "nuvoton,npcm845-fiu"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x0 0xfb001000 0x0 0x1000>, + <0x0 0xf8000000 0x0 0x2000000>; + reg-names =3D "control", "memory"; + clocks =3D <&clk NPCM8XX_CLK_SPIX>; + status =3D "disabled"; + }; + apb { #address-cells =3D <1>; #size-cells =3D <1>; @@ -59,13 +311,6 @@ apb { ranges =3D <0x0 0x0 0xf0000000 0x00300000>, <0xfff00000 0x0 0xfff00000 0x00016000>; =20 - timer0: timer@8000 { - compatible =3D "nuvoton,npcm845-timer"; - interrupts =3D ; - reg =3D <0x8000 0x1C>; - clocks =3D <&refclk>; - }; - serial0: serial@0 { compatible =3D "nuvoton,npcm845-uart", "nuvoton,npcm750-uart"; reg =3D <0x0 0x1000>; @@ -168,6 +413,442 @@ peci: peci-controller@100000 { cmd-timeout-ms =3D <1000>; status =3D "disabled"; }; + + rng: rng@b000 { + compatible =3D "nuvoton,npcm845-rng"; + reg =3D <0xb000 0x8>; + status =3D "disabled"; + }; + + adc: adc@c000 { + compatible =3D "nuvoton,npcm845-adc"; + reg =3D <0xC000 0x8>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_ADC>; + resets =3D <&rstc 0x20 27>; + status =3D "disabled"; + }; + + i2c0: i2c@80000 { + reg =3D <0x80000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb0_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c1: i2c@81000 { + reg =3D <0x81000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb1_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c2: i2c@82000 { + reg =3D <0x82000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb2_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c3: i2c@83000 { + reg =3D <0x83000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb3_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c4: i2c@84000 { + reg =3D <0x84000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb4_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c5: i2c@85000 { + reg =3D <0x85000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb5_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c6: i2c@86000 { + reg =3D <0x86000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb6_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c7: i2c@87000 { + reg =3D <0x87000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb7_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c8: i2c@88000 { + reg =3D <0x88000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb8_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c9: i2c@89000 { + reg =3D <0x89000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb9_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c10: i2c@8a000 { + reg =3D <0x8a000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb10_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c11: i2c@8b000 { + reg =3D <0x8b000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb11_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c12: i2c@8c000 { + reg =3D <0x8c000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb12_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c13: i2c@8d000 { + reg =3D <0x8d000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb13_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c14: i2c@8e000 { + reg =3D <0x8e000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb14_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c15: i2c@8f000 { + reg =3D <0x8f000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb15_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c16: i2c@fff00000 { + reg =3D <0xfff00000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb16_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c17: i2c@fff01000 { + reg =3D <0xfff01000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb17_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c18: i2c@fff02000 { + reg =3D <0xfff02000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb18_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c19: i2c@fff03000 { + reg =3D <0xfff03000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb19_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c20: i2c@fff04000 { + reg =3D <0xfff04000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb20_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c21: i2c@fff05000 { + reg =3D <0xfff05000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb21_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c22: i2c@fff06000 { + reg =3D <0xfff06000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb22_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c23: i2c@fff07000 { + reg =3D <0xfff07000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb23_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c24: i2c@fff08000 { + reg =3D <0xfff08000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c25: i2c@fff09000 { + reg =3D <0xfff09000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c26: i2c@fff0a000 { + reg =3D <0xfff0a000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + pwm_fan:pwm-fan-controller@103000 { + compatible =3D "nuvoton,npcm845-pwm-fan"; + reg =3D <0x103000 0x3000>, + <0x180000 0x8000>; + reg-names =3D "pwm", "fan"; + clocks =3D <&clk NPCM8XX_CLK_APB3>, + <&clk NPCM8XX_CLK_APB4>; + clock-names =3D "pwm","fan"; + interrupts =3D , + , + , + , + , + , + , + ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pwm0_pins &pwm1_pins + &pwm2_pins &pwm3_pins + &pwm4_pins &pwm5_pins + &pwm6_pins &pwm7_pins + &pwm8_pins &pwm9_pins + &pwm10_pins &pwm11_pins + &fanin0_pins &fanin1_pins + &fanin2_pins &fanin3_pins + &fanin4_pins &fanin5_pins + &fanin6_pins &fanin7_pins + &fanin8_pins &fanin9_pins + &fanin10_pins &fanin11_pins + &fanin12_pins &fanin13_pins + &fanin14_pins &fanin15_pins>; + status =3D "disabled"; + }; + + pspi: spi@201000 { + compatible =3D "nuvoton,npcm845-pspi"; + reg =3D <0x201000 0x1000>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pspi_pins>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_APB5>; + clock-names =3D "clk_apb5"; + resets =3D <&rstc 0x24 23>; + status =3D "disabled"; + }; + }; }; =20 diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845.dtsi b/arch/arm64/= boot/dts/nuvoton/nuvoton-npcm845.dtsi index 8239d9a9f0d2..21dea323612d 100644 --- a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845.dtsi +++ b/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845.dtsi @@ -64,8 +64,8 @@ arm-pmu { }; =20 psci { - compatible =3D "arm,psci-1.0"; - method =3D "smc"; + compatible =3D "arm,psci-1.0"; + method =3D "smc"; }; =20 timer { @@ -75,4 +75,11 @@ timer { , ; }; + + firmware { + optee { + compatible =3D "linaro,optee-tz"; + method =3D "smc"; + }; + }; }; --=20 2.34.1 From nobody Fri Jun 19 02:42:53 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CC3B8421A07 for ; Wed, 17 Jun 2026 13:32:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781703151; cv=none; b=jEaIxR6bJVooqMSk2x/tb28Rw1unzcRSfMq0xorCE7yJx0SWcfDsRxl79+29ZXD1N6DLSaQDatRjN8BwdjTzPVbMr5dcT4KVI2e5QGrVlcSQHa97zkxrcU3bBh/9H2AmfTs2uwaFGTsPAYhldKjMVk8qhAm45DADZcWV2eEraQY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781703151; c=relaxed/simple; bh=b+kUYx7QaM/TRvtWn2EFPTzsdMnO5QDB2Zkzd0bBKqU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=txb/ddhAMZIleiAEAXNRwG6zN8xPJ1WhCgCrSzGfDSqMLTny80hIaCUj7QVfxIotMvcFFeH2oCDKxZ3myVClbB4IzxPu+2GVizFL8d9f+++HMxSSTUdKMQLPeAKiB2KTBVYG83HciMaUeRoBCxMddqKRsn54DTtCUp9MWpBMKGQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=aol6QwXv; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="aol6QwXv" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-4921eed3fa2so39629615e9.0 for ; Wed, 17 Jun 2026 06:32:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1781703148; x=1782307948; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=6zbhyexFUnh2vBe8JkK3wOlpT/1+YJqNRf+VFKQfVpE=; b=aol6QwXvFkhF/3JwiyMDFWEoXdiYViCeceazrYCl9uoHcdJ7Irg4SUexqBIPQcIp2L /c7M2GR9n/qLyONJPfx8Q4bQQ2gYNq1VQ2hUPuZzGOgg6s4EnqFReIdiuqbIDYP2WoJE TwNBtTIbxlo60DAaLoFmwpmnYF4z6yv9wtYIDhcF5BBwQ0K2CWKyN01B3djOW4AeFt0h 1Cdy/Zfjpea5haQrKC72eC0nCs/SHdq6VV/OQkt6syW2LgbzxPHBOqvefeCrKYMoVkPo g1uVfMU083G3rjdFDSJGBTbgVktlArFlfvzMpsNOBXWm1Vv9X7AyjHhcfgedyllL+15e TOEQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781703148; x=1782307948; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=6zbhyexFUnh2vBe8JkK3wOlpT/1+YJqNRf+VFKQfVpE=; b=C5bIUZxNhL27n66Jy4YI2AQ9HEEQgTkMnz1MDypvu7x+MSiB4gEDGx0+XvY5uLPGdw YKjqx7WkXZIn5yVf7dhuL23tvv/fnjRQZ5LXN5jjEwPpF2Kgm9W66YoATkfVBrcLULgs WilEmCdo9TwERP8jrCbjsQRqDnYPo0OiaLvjC0xDXeMmRIUoO7wvoctLYelFCgaFHFLx j0yAwInas0WBCKCsLaXu6ZBRzjsDioET1nYWHN/iLQaTeWGNrEn0vzTjedkYyxrmDo6Z DBWeAbu/jDLSALE6Og/LRHmM9Dh+NN5fXWhPF9ILOpOhNbytCXYHROEX9NoRlIpa4M7c Y4sQ== X-Forwarded-Encrypted: i=1; AFNElJ8vlrm9cJdcoxlM5fccv/g0aUauYu7U/glcDHPC8r7J7No9R/Myu8Cq2RaqU4zvbEhrBCRC+fmue56DGoU=@vger.kernel.org X-Gm-Message-State: AOJu0YxcyEmS7ZRxwGp3Y4G9E2uAO9XOGqttKrawCKmcu/d40o6Sx4Pc dibW80YeNC4lKrpcI79EuhCTuPxB3kaeIkulDjC2MAl0iRC0dQJDsDf5 X-Gm-Gg: Acq92OHmMbZgWT9E29cdSOaw1PzVC9loqYqKo11aAfjKlvYZngzyRr6rJnQGo/emPPE VL4kTJS5A0Iv1P+5DoSWxvuiTJGG51jFR1kfslW6Ewx410yhqNuozkQzSBCae70ampBFf6uxDdk vO2jaC2dC0gkMYuuEMRGqOwLIL6WoNaC6v6upZDZYUrIDpAofufZ81n8pdu64N5gE70QzcoVgyn f0w2RswRyPmh/Y8qZXVKLUi4AkA1UjhushNwwUiXhqrJRy3UIOcft3Mglqk17weHfBJ+Cl9v1Im j3JJACIWe3qJ56BOgNWl9N7IneZdTwlabu7U0ONKpt/NzFNv4pOGtOXepniscKRdKmtiVL1Swzk Ha1GepkyVgxHV84s3PEraMDZnnZ9irj+krG1ZDrFXp8TXajX4dla/EFV7Igh5bjCYiQk4ARP9uG VC+59KR7UalZ7kdI8v7MI+T4w= X-Received: by 2002:a05:600c:3b25:b0:490:e196:eaee with SMTP id 5b1f17b1804b1-492341085dfmr54613405e9.10.1781703147992; Wed, 17 Jun 2026 06:32:27 -0700 (PDT) Received: from taln60.nuvoton.co.il ([212.199.177.18]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49230a0e9e4sm147795145e9.0.2026.06.17.06.32.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 17 Jun 2026 06:32:27 -0700 (PDT) From: Tomer Maimon To: andrew@codeconstruct.com.au, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: openbmc@lists.ozlabs.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, avifishman70@gmail.com, tmaimon77@gmail.com, tali.perry1@gmail.com, venture@google.com, yuenn@google.com, benjaminfair@google.com Subject: [PATCH v6 4/4] arm64: dts: nuvoton: npcm845-evb: Add peripheral nodes Date: Wed, 17 Jun 2026 16:32:12 +0300 Message-Id: <20260617133212.287768-5-tmaimon77@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260617133212.287768-1-tmaimon77@gmail.com> References: <20260617133212.287768-1-tmaimon77@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Enable peripheral support for the NPCM845 evaluation board by wiring up the SoC controller nodes to the board design. Add board aliases, GPIO-backed MDIO buses for the external PHYs, a reserved-memory region for TIP firmware, and flash partitions for the FIU boot flash. Enable the Ethernet MACs, MMC controller, FIU controllers, USB device controllers, ADC, RNG, PWM/FAN controller, I2C buses, and PECI interface with the board-specific pinctrl and PHY connections they require. Signed-off-by: Tomer Maimon --- .../boot/dts/nuvoton/nuvoton-npcm845-evb.dts | 417 ++++++++++++++++++ 1 file changed, 417 insertions(+) diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts b/arch/arm= 64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts index 5edf5d13342d..1092dc5bb7ab 100644 --- a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts +++ b/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts @@ -10,6 +10,42 @@ / { =20 aliases { serial0 =3D &serial0; + ethernet1 =3D &gmac1; + ethernet2 =3D &gmac2; + ethernet3 =3D &gmac3; + mdio-gpio0 =3D &mdio0; + mdio-gpio1 =3D &mdio1; + fiu0 =3D &fiu0; + fiu1 =3D &fiu3; + fiu2 =3D &fiux; + fiu3 =3D &fiu1; + i2c0 =3D &i2c0; + i2c1 =3D &i2c1; + i2c2 =3D &i2c2; + i2c3 =3D &i2c3; + i2c4 =3D &i2c4; + i2c5 =3D &i2c5; + i2c6 =3D &i2c6; + i2c7 =3D &i2c7; + i2c8 =3D &i2c8; + i2c9 =3D &i2c9; + i2c10 =3D &i2c10; + i2c11 =3D &i2c11; + i2c12 =3D &i2c12; + i2c13 =3D &i2c13; + i2c14 =3D &i2c14; + i2c15 =3D &i2c15; + i2c16 =3D &i2c16; + i2c17 =3D &i2c17; + i2c18 =3D &i2c18; + i2c19 =3D &i2c19; + i2c20 =3D &i2c20; + i2c21 =3D &i2c21; + i2c22 =3D &i2c22; + i2c23 =3D &i2c23; + i2c24 =3D &i2c24; + i2c25 =3D &i2c25; + i2c26 =3D &i2c26; }; =20 chosen { @@ -26,12 +62,393 @@ refclk: refclk-25mhz { clock-frequency =3D <25000000>; #clock-cells =3D <0>; }; + + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + tip_reserved: tip@0 { + reg =3D <0x0 0x0 0x0 0x6200000>; + no-map; + }; + }; + + mdio0: mdio-0 { + compatible =3D "virtual,mdio-gpio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + gpios =3D <&gpio1 25 GPIO_ACTIVE_HIGH>, + <&gpio1 26 GPIO_ACTIVE_HIGH>; + + phy0: ethernet-phy@0 { + reg =3D <0>; + }; + }; + + mdio1: mdio-1 { + compatible =3D "virtual,mdio-gpio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + gpios =3D <&gpio2 27 GPIO_ACTIVE_HIGH>, + <&gpio2 28 GPIO_ACTIVE_HIGH>; + + phy1: ethernet-phy@0 { + reg =3D <0>; + }; + }; +}; + +&gmac1 { + phy-mode =3D "rgmii-id"; + status =3D "okay"; +}; + +&gmac2 { + phy-mode =3D "rmii"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&r1_pins + &r1oen_pins>; + phy-handle =3D <&phy0>; + status =3D "okay"; +}; + +&gmac3 { + phy-mode =3D "rmii"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&r2_pins + &r2oen_pins>; + phy-handle =3D <&phy1>; + status =3D "okay"; }; =20 &serial0 { status =3D "okay"; }; =20 +&fiu0 { + status =3D "okay"; + flash@0 { + compatible =3D "jedec,spi-nor"; + spi-rx-bus-width =3D <1>; + reg =3D <0>; + spi-max-frequency =3D <5000000>; + partitions { + compatible =3D "fixed-partitions"; + #address-cells =3D <1>; + #size-cells =3D <1>; + bmc@0 { + compatible =3D "fixed-partitions"; + label =3D "bmc"; + reg =3D <0x00000000 0x04000000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + u-boot@0 { + label =3D "u-boot"; + reg =3D <0x00000000 0x007C0000>; + }; + u-boot-env@7c0000 { + label =3D "u-boot-env"; + reg =3D <0x007C0000 0x00040000>; + }; + kernel@800000 { + label =3D "kernel"; + reg =3D <0x00800000 0x00800000>; + }; + rofs@1000000 { + label =3D "rofs"; + reg =3D <0x01000000 0x02C00000>; + }; + rwfs@3c00000 { + label =3D "rwfs"; + reg =3D <0x03C00000 0x00400000>; + }; + }; + }; + }; +}; + +&fiu1 { + status =3D "okay"; + flash@0 { + compatible =3D "jedec,spi-nor"; + spi-rx-bus-width =3D <2>; + spi-tx-bus-width =3D <2>; + reg =3D <0>; + spi-max-frequency =3D <5000000>; + partitions { + compatible =3D "fixed-partitions"; + #address-cells =3D <1>; + #size-cells =3D <1>; + partition@0 { + label =3D "spi1-system1"; + reg =3D <0x0 0x0>; + }; + }; + }; +}; + +&fiu3 { + pinctrl-0 =3D <&spi3_pins>, <&spi3quad_pins>; + status =3D "okay"; + flash@0 { + compatible =3D "jedec,spi-nor"; + spi-rx-bus-width =3D <1>; + reg =3D <0>; + spi-max-frequency =3D <5000000>; + partitions { + compatible =3D "fixed-partitions"; + #address-cells =3D <1>; + #size-cells =3D <1>; + partition@0 { + label =3D "spi3-system1"; + reg =3D <0x0 0x0>; + }; + }; + }; +}; + +&fiux { + nuvoton,spix-mode; +}; + +&sdhci { + status =3D "okay"; +}; + +&udc0 { + status =3D "okay"; +}; + +&udc1 { + status =3D "okay"; +}; + +&udc2 { + status =3D "okay"; +}; + +&udc3 { + status =3D "okay"; +}; + +&udc4 { + status =3D "okay"; +}; + +&udc5 { + status =3D "okay"; +}; + +&udc6 { + status =3D "okay"; +}; + +&udc7 { + status =3D "okay"; +}; + +&mc { + status =3D "okay"; +}; + +&peci { + status =3D "okay"; +}; + +&rng { + status =3D "okay"; +}; + +&adc { + #io-channel-cells =3D <1>; + status =3D "okay"; +}; + &watchdog1 { status =3D "okay"; }; + +&pwm_fan { + status =3D "okay"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pwm0_pins &pwm1_pins + &pwm2_pins &pwm3_pins + &pwm4_pins &pwm5_pins + &pwm6_pins &pwm7_pins + &fanin0_pins &fanin1_pins + &fanin2_pins &fanin3_pins + &fanin4_pins &fanin5_pins + &fanin6_pins &fanin7_pins>; + #address-cells =3D <1>; + #size-cells =3D <0>; + fan@0 { + reg =3D <0x00>; + fan-tach-ch =3D /bits/ 8 <0x0 0x1>; + cooling-levels =3D <127 255>; + }; + fan@1 { + reg =3D <0x01>; + fan-tach-ch =3D /bits/ 8 <0x2 0x3>; + cooling-levels =3D <127 255>; + }; + fan@2 { + reg =3D <0x02>; + fan-tach-ch =3D /bits/ 8 <0x4 0x5>; + cooling-levels =3D <127 255>; + }; + fan@3 { + reg =3D <0x03>; + fan-tach-ch =3D /bits/ 8 <0x6 0x7>; + cooling-levels =3D <127 255>; + }; + fan@4 { + reg =3D <0x04>; + fan-tach-ch =3D /bits/ 8 <0x8 0x9>; + cooling-levels =3D <127 255>; + }; + fan@5 { + reg =3D <0x05>; + fan-tach-ch =3D /bits/ 8 <0xa 0xb>; + cooling-levels =3D <127 255>; + }; + fan@6 { + reg =3D <0x06>; + fan-tach-ch =3D /bits/ 8 <0xc 0xd>; + cooling-levels =3D <127 255>; + }; + fan@7 { + reg =3D <0x07>; + fan-tach-ch =3D /bits/ 8 <0xe 0xf>; + cooling-levels =3D <127 255>; + }; +}; + +&i2c0 { + status =3D "okay"; +}; + +&i2c1 { + status =3D "okay"; + #address-cells =3D <1>; + #size-cells =3D <0>; + eeprom@50 { + compatible =3D "atmel,24c256"; + reg =3D <0x50>; + }; +}; + +&i2c2 { + status =3D "okay"; + #address-cells =3D <1>; + #size-cells =3D <0>; + ipmb@10 { + compatible =3D "ipmb-dev"; + reg =3D <0x10>; + i2c-protocol; + }; +}; + +&i2c3 { + status =3D "okay"; + #address-cells =3D <1>; + #size-cells =3D <0>; + ipmb@11 { + compatible =3D "ipmb-dev"; + reg =3D <0x11>; + i2c-protocol; + }; +}; + +&i2c4 { + status =3D "okay"; +}; + +&i2c5 { + status =3D "okay"; +}; + +&i2c6 { + status =3D "okay"; +}; + +&i2c7 { + status =3D "okay"; +}; + +&i2c8 { + status =3D "okay"; +}; + +&i2c9 { + status =3D "okay"; +}; + +&i2c10 { + status =3D "okay"; +}; + +&i2c11 { + status =3D "okay"; +}; + +&i2c12 { + status =3D "okay"; +}; + +&i2c13 { + status =3D "okay"; +}; + +&i2c14 { + status =3D "okay"; +}; + +&i2c15 { + status =3D "okay"; +}; + +&i2c16 { + status =3D "okay"; +}; + +&i2c17 { + status =3D "okay"; +}; + +&i2c18 { + status =3D "okay"; +}; + +&i2c19 { + status =3D "okay"; +}; + +&i2c20 { + status =3D "okay"; +}; + +&i2c21 { + status =3D "okay"; +}; + +&i2c22 { + status =3D "okay"; +}; + +&i2c23 { + status =3D "okay"; +}; + +&i2c24 { + status =3D "okay"; +}; + +&i2c25 { + status =3D "okay"; +}; + +&i2c26 { + status =3D "okay"; +}; --=20 2.34.1