From nobody Fri Jun 19 05:11:16 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2F4DB3CCFD2 for ; Tue, 16 Jun 2026 05:04:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781586296; cv=none; b=j2Yds3t0szGfAVlmjPw+M+KV6stv1Hz8E+12nVfzYEnAwOeA7ElTKSqz61LD/gBRPNs/JPrCOhIpdaQ0zOjnlXGcXevyyAFJS/8oZr/ylcf+t8nMSSeZb7qRUYHr+cmHVYAip0bS1jrul1wgxFMzzSoReL4lVrFEbs2DQmdt9bA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781586296; c=relaxed/simple; bh=LQuNuZJAEeJCLkH8G7sgu4pN8/dcoJOBFIRKNpRwrvw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=uf6ylCsGqE/EuMtcsZ7lh6jQVTvkrywyxkqSVFbGwd15IhcAyVG3/Bn7xXjO/jGqcNVutY56O81VpUgvQFwLXK66UebMvpPzucusG4/WxdbLn2x6CIWc5/8IDKzmblBqLuOSzn3ZuBjPvlallel9I+MK3/AJSZyfjtV6rbRiTD4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=VRGGlRJ4; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Om/H3nto; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="VRGGlRJ4"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Om/H3nto" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 65G20Gcn1801107 for ; Tue, 16 Jun 2026 05:04:54 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= +3TIHCrEl6XbNl5iEMBnoRWpD+jAZocs+/EtNELfI2Q=; b=VRGGlRJ4nSt+fwmD ZjMGyRaVupfMH85eYc6mUZkwyvVothpgLZiaxvVMYzz2pP5UI3WAtPM3ETJLVHyh u4qZRKmp41Tkw9awCWhZfZtyRCpq+wkLeRWP+O46Z0R9L1K9bMK3lmWYqiVemUy0 L7qyBKamopKla34SE2mNAxr05MxSbAIkQI4IsgUkglOfK0dJA+nB6k6APhsbM2ee 5nxqIaCkFlgZsvxqhrsbTHpoSu1A3aP0UUarT4Ic76UGzuRDhmHFvFLFfFvYm3kH r7gSbx75LsGz+SVAoB30+KEX25Bj2ysjW6Z88FqSMQmwUqT2kjy3sYsJO6VvbbDA cRsVnA== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4etfa74td8-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 16 Jun 2026 05:04:54 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2bf32259e0eso49712995ad.0 for ; Mon, 15 Jun 2026 22:04:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781586294; x=1782191094; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=+3TIHCrEl6XbNl5iEMBnoRWpD+jAZocs+/EtNELfI2Q=; b=Om/H3ntoN1rHsHuj4C6kEoH90MOJCw3t7Kw1iDU0JEm+DaJLHjMP+yjfGtpMF3WlRA 2Y2rj1YpZpGyILE32TVjJ8pyr3bim19+g6edNi2qzgo/JH0elVWqmHZG3RkqWI08efGb Zlh9RUbSeejUzei7FmcGgiZop6fbGN1AvAzAeFC8mvLJlHXh7lFN0pNs1OjlirHiDlw0 0hVpGRifn/yrYHo4sU67tVSxpuf3ZjYieFsD3f98TxN4zvwf+R+rjGPTckEOAs2aduDt uUrghSWwXZRCDf9L4an741feewq3fn+0CC40J3Q44Xfkty1cPdBXwLQefNvT/fE7dHEi XOow== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781586294; x=1782191094; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=+3TIHCrEl6XbNl5iEMBnoRWpD+jAZocs+/EtNELfI2Q=; b=UcKIs00OGGp97B8OzxtVH1ZQ3KL5tDvo/yaUZt6yZywbPzdzo34QRFRPM6jb0fZS6H oWD20ONC57o3PbvLwgGd+wd7SsUrTN77Pv8qRVnCDYjK3xu43Z7w3gmtrOnWGaDnIGlU jgtNMC6EogxJ1ZMhveWdsq5+j/a1UOnmIbysg42H5+oymYb989dKrY7PaVJ++e25S1dO nmtdh5RZoviYsQ+FxHBrQxVhsPP+QTWdBV/0ys1j2Yz103HvVk/eqEYj6H5fbcf03qqA L6nhjwLdGz4ecxzbCxP2KSlVcG6Ercz5Ykrui78MN89ogXbz4KcYVmWPjsowioThCzed X+HA== X-Forwarded-Encrypted: i=1; AFNElJ/ovUYLLHRFdQgv0ED/fILVTsjjn0wKf1+iGPKoiFPJR9l8whHtpfQzsaiZSLBjFIU4HPZQnoEjs7RWxZw=@vger.kernel.org X-Gm-Message-State: AOJu0Ywc/Vl1HAQju4KV7zHeK+g0ebcpw5OMTgDWH5FuDC6JEjUQJLng ktomkyeTYPTqsznSn7mji0xR6mjbXa2GiWlHjRK/LukY56WqFy9c2hgb+LjaYcmNDZOdnLaZi9T s9NSAjuMlgigrNKnWYa4Pc3HqtiJqVoyc34IUwpjwPMv95LokXa3oE/uBuj0c034EIyU= X-Gm-Gg: Acq92OGL88swFojwwW5MaxguQXcZX7z/ehY+TkPboyXLKTP9o7aicYYTnbHN/3fhwf6 D4Zoc78QVsSqt4q3Xg47EWMNBz2mN6FumOhmbucdWYmMSdCqE4z3Ail5lrUQF/iF0mqQpkHrKS/ CHkMMqo7mjzuXd31SbyRoCHUs/wzpaAUvuccFhpJ3WdrKwfplBNeuFOkoztqRczL96osE8gWjwe bDhHgncKg1JgAtwSwCLiBOw4CY4vN4zx1jQWG1V4L6bpLj1yQIXYVPjoXf7txOxRSBctFU4bE6I PYJMFwnzVbhASBASQjJ9vhcEQTtDpyZqUUYlWoR7VhvIbIC1I5qdbj+7DHrwhDyzkmMkMOdzD2z 4myZu31CGpZf6Vv1avZ/pc869sLX85mM56ntPrlOy3WmMXFMQnxPiWMfLOuGmRYS6dQqxBMkrrX I4YDn09NrdhNwl8Ltzl8/uAA5Ivpc5x6+Y2FhHQy6hFgywZMv2C34= X-Received: by 2002:a17:903:2304:b0:2c0:eee2:fc40 with SMTP id d9443c01a7336-2c41050b417mr186916405ad.3.1781586293731; Mon, 15 Jun 2026 22:04:53 -0700 (PDT) X-Received: by 2002:a17:903:2304:b0:2c0:eee2:fc40 with SMTP id d9443c01a7336-2c41050b417mr186916085ad.3.1781586293324; Mon, 15 Jun 2026 22:04:53 -0700 (PDT) Received: from hu-varada-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c42f2e5590sm128957335ad.14.2026.06.15.22.04.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Jun 2026 22:04:52 -0700 (PDT) From: Varadarajan Narayanan Date: Tue, 16 Jun 2026 10:34:41 +0530 Subject: [PATCH v4 1/2] dt-bindings: phy: qcom,ipq8074-qmp-pcie: Document the ipq5210 QMP PCIe PHY Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260616-pcie-phy-v4-1-504677c3d727@oss.qualcomm.com> References: <20260616-pcie-phy-v4-0-504677c3d727@oss.qualcomm.com> In-Reply-To: <20260616-pcie-phy-v4-0-504677c3d727@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Varadarajan Narayanan X-Mailer: b4 0.14.3 X-Proofpoint-ORIG-GUID: 2Uh_jMLNdnhJHjmAhZYhDKwfdlKbsr3l X-Proofpoint-Spam-Info: AW1haW4tMjYwNjE2MDA0NyBTYWx0ZWRfX5doeIurWdwsh Z7XVqMd/rAjNpTCqLssGBx51T330LLhpQ5yikEmlGeBj55JnYmCwtVsmyyDCF6zNzQKEZO5Kvkd zP7/5oSSwXtTBdc78XqbC8UcG8BgZ4I= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjE2MDA0NyBTYWx0ZWRfX87aRNlOrrFEa mFqUxDB482h7fIteuoHR0lYsWiI2E+SX3vhCoBoGrKkqDlL9xMQ62TUf5dNzwPHV7/V05/W1TTK iV+ZT4QqK1Wc53Nrr/HujQKRHmVk73YhFGQUkgm0DeupIRAG/ctfyKagnYpEIpg6RaLmaWMlJfh hdKlzvSClQpHXKItEMXGMCU1f8S7xlD+8vIOZYwbhBKUjbY+88H9O6ioRJ5Ynt0KChyru+3ws4M TJsf2sBtvMpjQUsI94MBIlZQYeCRUDy6BdG85pai9u8QBYyE6T7lV6Oh/8HWToI5AH4HrvbULHG P8/jNAJI+Yza9BcFfcjOt7up/JhyIh6meOKvWqRw6PWi7BLf29x0ra2uMbwiIhd4EXZHgWXh/PR Axu4l6O9rxNJZr8Ij+fB7lXaP40VKcv+HSHEr2+LSevZa6lYnOPZ56mPnFYZK2JC1ycH/es9sOL QXAOXGYNye6u8uuxKqQ== X-Proofpoint-GUID: 2Uh_jMLNdnhJHjmAhZYhDKwfdlKbsr3l X-Authority-Analysis: v=2.4 cv=AN2yTM5Z c=1 sm=1 tr=0 ts=6a30d976 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=EF49ANZLUTmcXe5zpi4A:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-16_01,2026-06-15_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 priorityscore=1501 phishscore=0 adultscore=0 malwarescore=0 clxscore=1015 suspectscore=0 lowpriorityscore=0 bulkscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606040000 definitions=main-2606160047 The ipq5210 has one dual lane and one single lane PCIe phy. The dual lane phy is similar to the dual lane phy present in ipq9574. Hence qcom,ipq5210-qmp-gen3x2-pcie-phy is documented with ipq9574's dual lane phy as fallback compatible. The single lane phy (qcom,ipq5210-qmp-gen3x1-pcie-phy) is documented as specific compatible as it uses a combination of its own initialization tables and some of the existing tables. Signed-off-by: Varadarajan Narayanan Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/phy/qcom,ipq8074-qmp-pcie-phy.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/phy/qcom,ipq8074-qmp-pcie-ph= y.yaml b/Documentation/devicetree/bindings/phy/qcom,ipq8074-qmp-pcie-phy.ya= ml index f60804687412..fc155ad5fa6d 100644 --- a/Documentation/devicetree/bindings/phy/qcom,ipq8074-qmp-pcie-phy.yaml +++ b/Documentation/devicetree/bindings/phy/qcom,ipq8074-qmp-pcie-phy.yaml @@ -17,6 +17,7 @@ properties: compatible: oneOf: - enum: + - qcom,ipq5210-qmp-gen3x1-pcie-phy - qcom,ipq6018-qmp-pcie-phy - qcom,ipq8074-qmp-gen3-pcie-phy - qcom,ipq8074-qmp-pcie-phy @@ -28,6 +29,7 @@ properties: - const: qcom,ipq9574-qmp-gen3x1-pcie-phy - items: - enum: + - qcom,ipq5210-qmp-gen3x2-pcie-phy - qcom,ipq5424-qmp-gen3x2-pcie-phy - const: qcom,ipq9574-qmp-gen3x2-pcie-phy =20 --=20 2.34.1 From nobody Fri Jun 19 05:11:16 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0520F3CCFBE for ; Tue, 16 Jun 2026 05:04:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781586301; cv=none; b=oS8J38ih1/XwO7yTFn7JxeGWfGYsA9bsH8W2ohwD1WTsphgiF9H4fI9pTk+hjRPDrj4/aHITTnLl/7qassuGeQGA0nTsuPqxdMY7KKeOkl+/GQ7BCrtaisRbBy1cDJ4KMBhvoi8cskHaA/RIm90iHfC3KQSGY+xeDOuB6XRPh0s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781586301; c=relaxed/simple; bh=522ymK08JkdlcgJ6dNMMAcWCAMBVZQoMiDFm4K0Swg8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=BxDJy4xNVoACMVS1XEnBpCK5HfiKy7fzAfkL2ONLpOWp/f49t8wxRx03ZtMRVY5blFg9V4fCSy14/FwmjvaQhvmh5/4CP+SdJEp5lfWY3XVYR5J223dGpY/RJWE1Sr31h1TnSt2UaWE9IR7WQqFFM2INHknpQu8W3XsTV0F5gyc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=KVB7qKJw; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=YqSvCswl; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="KVB7qKJw"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="YqSvCswl" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 65G1xibx2338087 for ; Tue, 16 Jun 2026 05:04:59 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= W0PA/J62BN19Cc/efH3oLJjcd1H+vsFI2pmpArI45rQ=; b=KVB7qKJwKuN/RUEh hdTHB13J9A8c3R37SGXno9QL9EsoQ+wwXFUajEn5jY0SR9BkjxwNV88pKanywAyf qaMk2YtlG6Wykwhy7KrB2fwYULnow1NLwkV0xhr82X7GDTz+d0DaWChJNJ2vgZeF aZG5c2q1Ii2+vLKq/zQbe/HwuZiOks4fCUbYw+JuL42INmvSmni0+ljKSKfP+7gC k6EvhjIu95U+rw49hGxc53dVP9XMIGnmix1DsHFImt8P4hucsf0ShYi76dOTN6Ul Dks8Iis1avFh2KKApHcgmgjsAWjx9uAw21md9W22i/6U0jNQVrV0tOT/G10ncrs7 jTWxrA== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4etgvhmch2-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 16 Jun 2026 05:04:59 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-3773f1eaf91so2957327a91.2 for ; Mon, 15 Jun 2026 22:04:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781586298; x=1782191098; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=W0PA/J62BN19Cc/efH3oLJjcd1H+vsFI2pmpArI45rQ=; b=YqSvCswlu0gsr2Q4MbhFc0rpIqhRJPQtjg5kmZk4TCzW1f/x9VuCXnq6XV3eWEiovJ rivc2g7iCKxHRvWBgVXbvdjpsqU+WbQ5FloW0LK17kvspsgDSuxeqVWOOWveRVvr20HI KTlmWbMal8/vYOX0zuK+7ETbN140v2oVK0BVpZooS0fm+wOHdH3RALAWM4RUur5nKEUW ikw9N4KBz5pOvmPqxrD4fw5E83i9+HDb0w8Pvspbu5LZkvdz2pMkCQ3gghCr27bLNnq/ LRHdK/vIT9Ayw8yAR4rl3sXmh4ghug5n4g//xqHwiggqTS9WCWDZiV9pQa+naHpUJryo JTJw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781586298; x=1782191098; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=W0PA/J62BN19Cc/efH3oLJjcd1H+vsFI2pmpArI45rQ=; b=eaXdIRPlpUPQLZInteYTgg8aRb7NDzY/s1HnRJXOo8iw6moUxmwnO/PlM8S5EDA+jO KtfN/uC7kRCYrGXKWMvvf+BP4kxW0Qht7Crg//NLGOp1gzI8iA4wirl7v+kHjUGfFjcv HZ1GFvXbaSiv2+thhHZlD4qX1iys0+fW+BjOIW7K8BVB1WgAxGbDcSRbXQPVQyWnZVDa 8jHJ6QaUnCUyyRvdQ24PD73XgJTkLy7xZl3oZTiqShd1F86zhFM1PvjMo1m151Iq51Li xDMebZaF9luKmrCh3iLQ0jJIFWSr2xmSDPA1ai6WApkrhn3IbsvrmuyWmNF+KJDHbanA csfQ== X-Forwarded-Encrypted: i=1; AFNElJ+WCfydmO6g9A1vA2q/aUolV2h0Ls1NOQilW3vJvpJ8Py+MQ9ORCHfZlHq6yTU4za6FYu7A65VHDAhdUmI=@vger.kernel.org X-Gm-Message-State: AOJu0YzqckKvIjxI2W63knFzlifCKPbl//MxR0JD1B+TsKvfdiJNrrzi 7nw5E4BPhOXk6SaxJ8l1Yl5u6KZ2rx/VRscggaECm7qRI+xZ+btntWXiP0N4da37QfZYvrFt3fM rRWRSr/vquo+etw8p+5ZNgufmin0yHpaAhyx5nqolAT/4Pob5FdCsDiDJsvSXnb+Y58I= X-Gm-Gg: Acq92OHRhpEWv4/tzSJn/P/V6U108iZ/X4d4H6M0A8Mn0GDrr1bz/8Gotljdti03O98 eYyeIeGr32sscuytrh7vKTPkJwR3mNmCDcHWe60H3iRjEJXVSqBjL/flClG+iNpKiOCot8kjUIv mX45twjoplkopJ0rRfpJP53ns90mw2A8A+3Ni6CKKgAPA/u8nFhEAPcB+QPVUI4pAT1s3N44Ety 84RakNVtUu3nWejY1qC+l6e3EJNdmE38oEBEcetRGZujyTo4boi3wZUckVLVMjK4+lluyGK+nzl TGpNgNQ0uasQgszelCtpK1jwaW54n9ADvv0EBQYCbBcWspBwsyUYsmSDTc8cfz6g6jUAj8ECwrq jgtJZcwvC/DxfeY8lZLPjQN/Jq4fviRbyjIDb/qEyJd8xR56L4qgA2Al8CsQcszpufgqKDPuh/j Te1dmuSsCpREl9JUv4y6M1QiWaDL8wS2eC8JU1GOB8d8lXis8BQJo= X-Received: by 2002:a17:90b:1a8e:b0:36b:a2cc:4857 with SMTP id 98e67ed59e1d1-37c528fef3emr1977158a91.18.1781586297961; Mon, 15 Jun 2026 22:04:57 -0700 (PDT) X-Received: by 2002:a17:90b:1a8e:b0:36b:a2cc:4857 with SMTP id 98e67ed59e1d1-37c528fef3emr1977127a91.18.1781586297457; Mon, 15 Jun 2026 22:04:57 -0700 (PDT) Received: from hu-varada-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c42f2e5590sm128957335ad.14.2026.06.15.22.04.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Jun 2026 22:04:56 -0700 (PDT) From: Varadarajan Narayanan Date: Tue, 16 Jun 2026 10:34:42 +0530 Subject: [PATCH v4 2/2] phy: qcom-qmp-pcie: Add support for ipq5210 PCIe phys Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260616-pcie-phy-v4-2-504677c3d727@oss.qualcomm.com> References: <20260616-pcie-phy-v4-0-504677c3d727@oss.qualcomm.com> In-Reply-To: <20260616-pcie-phy-v4-0-504677c3d727@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Varadarajan Narayanan , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Proofpoint-Spam-Info: AW1haW4tMjYwNjE2MDA0NyBTYWx0ZWRfXxFpbNHhoBDBi S9YR8nBnIrGdZkJyiQ1JvbnIE1Tl2yCacHgSoJixNNZzCPiCzhkCXAcTYAIgizdQBpRf4voxMz5 DtPiDD7eOKUOO2bEfvh8zoSJU6qOBvM= X-Authority-Analysis: v=2.4 cv=Zqnd7d7G c=1 sm=1 tr=0 ts=6a30d97b cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=lQuujfteSIboIXYB3dUA:9 a=QEXdDO2ut3YA:10 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-GUID: ZR5J-26PRiuCM5ZppJKrRXMhJ8RA6tRu X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjE2MDA0NyBTYWx0ZWRfX7VBd5qUZWrC1 uCfCOunGQaxtzi/dlQwrbC9+Ks4TBfawy/mdVPlsclVu6bJsq1q/RCX4v/HTg0k2vXSTRh/UNeH YWgsFqK9HR+m9nRYcDJ4mGRDCaSbTTV1Y/NLkA64zYQ53fGL7qqJSJDU187cAymnBl8q3pgS7SK 6L3b9ZlsF6Ai+suXDMmFdLWZvAESbl6I1tBR00siN7ytRKLebMwZd7NOSsgcOPZZhesw54P5+ZP 0MLWOW1vKg1BXxQZUUYODV1vhiv5IxB/CUJuLXepYoi45XhpRAV4nNU5rfNIuJH6Mq65ThzWhh6 5Dn3abVree4wRaB3WJxiQHOFSgnwcB7zsmtVk5W7lswzxgai8rP8JKkFKkLK78SNnts0f8a0zpy JgXyG8hHS7eZpmeFS50+iOI7//S8wMRhpdTOT8PGLqRFxis9riw21KYvf7N/RdxzIzl7+UQUjZK uw1uqo6CISSbNe4AcDA== X-Proofpoint-ORIG-GUID: ZR5J-26PRiuCM5ZppJKrRXMhJ8RA6tRu X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-16_01,2026-06-15_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 spamscore=0 priorityscore=1501 suspectscore=0 lowpriorityscore=0 adultscore=0 malwarescore=0 clxscore=1015 impostorscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606040000 definitions=main-2606160047 Add support for a PCIe phys found on Qualcomm ipq5210 platform. Reviewed-by: Dmitry Baryshkov Signed-off-by: Varadarajan Narayanan --- drivers/phy/qualcomm/phy-qcom-qmp-pcie.c | 129 +++++++++++++++++++++++++++= ++++ 1 file changed, 129 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c b/drivers/phy/qualcom= m/phy-qcom-qmp-pcie.c index d3effad7a074..1762ccadc793 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c @@ -620,6 +620,89 @@ static const struct qmp_phy_init_tbl ipq8074_pcie_gen3= _pcs_misc_tbl[] =3D { QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_ENDPOINT_REFCLK_DRIVE, 0xc1), }; =20 +static const struct qmp_phy_init_tbl ipq5210_gen3x1_pcie_ep_serdes_tbl[] = =3D { + QMP_PHY_INIT_CFG(QSERDES_PLL_BG_TIMER, 0x02), + QMP_PHY_INIT_CFG(QSERDES_PLL_BIAS_EN_CLKBUFLR_EN, 0x18), + QMP_PHY_INIT_CFG(QSERDES_PLL_SYSCLK_BUF_ENABLE, 0x07), + QMP_PHY_INIT_CFG(QSERDES_PLL_PLL_IVCO, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP1_MODE0, 0xff), + QMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP2_MODE0, 0x04), + QMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP1_MODE1, 0xff), + QMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP2_MODE1, 0x09), + QMP_PHY_INIT_CFG(QSERDES_PLL_BG_TRIM, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_PLL_CP_CTRL_MODE0, 0x23), + QMP_PHY_INIT_CFG(QSERDES_PLL_CP_CTRL_MODE1, 0x23), + QMP_PHY_INIT_CFG(QSERDES_PLL_PLL_RCTRL_MODE0, 0x10), + QMP_PHY_INIT_CFG(QSERDES_PLL_PLL_RCTRL_MODE1, 0x10), + QMP_PHY_INIT_CFG(QSERDES_PLL_PLL_CCTRL_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_PLL_PLL_CCTRL_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_PLL_BIAS_EN_CTRL_BY_PSM, 0x01), + QMP_PHY_INIT_CFG(QSERDES_PLL_SYSCLK_EN_SEL, 0x00), + QMP_PHY_INIT_CFG(QSERDES_PLL_RESETSM_CNTRL, 0x20), + QMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP_EN, 0x42), + QMP_PHY_INIT_CFG(QSERDES_PLL_DEC_START_MODE0, 0x19), + QMP_PHY_INIT_CFG(QSERDES_PLL_DEC_START_MODE1, 0x14), + QMP_PHY_INIT_CFG(QSERDES_PLL_INTEGLOOP_GAIN0_MODE0, 0xfe), + QMP_PHY_INIT_CFG(QSERDES_PLL_INTEGLOOP_GAIN1_MODE0, 0x03), + QMP_PHY_INIT_CFG(QSERDES_PLL_INTEGLOOP_GAIN0_MODE1, 0xfe), + QMP_PHY_INIT_CFG(QSERDES_PLL_INTEGLOOP_GAIN1_MODE1, 0x03), + QMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE1_MODE0, 0x24), + QMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE2_MODE0, 0x02), + QMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE1_MODE1, 0xb4), + QMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE2_MODE1, 0x03), + QMP_PHY_INIT_CFG(QSERDES_PLL_HSCLK_SEL, 0x01), + QMP_PHY_INIT_CFG(QSERDES_PLL_CORE_CLK_EN, 0x00), + QMP_PHY_INIT_CFG(QSERDES_PLL_CMN_CONFIG, 0x06), + QMP_PHY_INIT_CFG(QSERDES_PLL_SVS_MODE_CLK_SEL, 0x05), + QMP_PHY_INIT_CFG(QSERDES_PLL_CORECLK_DIV_MODE1, 0x08), + QMP_PHY_INIT_CFG(QSERDES_PLL_SYS_CLK_CTRL, 0x07), + QMP_PHY_INIT_CFG(QSERDES_PLL_SYSCLK_EN_SEL, 0x10), +}; + +static const struct qmp_phy_init_tbl ipq5210_gen3x1_pcie_ep_rx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FO_GAIN, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_GAIN, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_PI_CONTROLS, 0x70), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL2, 0x61), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL3, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL4, 0x1e), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_LOW, 0xc0), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGH, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x73), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_ENABLES, 0x03), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_DEGLITCH_CNTRL, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_LOW, 0xf0), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH2, 0x2f), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH3, 0xd3), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH4, 0x40), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_LOW, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH2, 0xc8), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH3, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH4, 0xb1), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_LOW, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH2, 0xc8), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH3, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH4, 0xb1), + QMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_EN_TIMER, 0x04), +}; + +static const struct qmp_phy_init_tbl ipq5210_gen3x1_pcie_ep_pcs_misc_tbl[]= =3D { + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG2, 0x04), + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG4, 0x07), + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_L1P1_WAKEUP_DLY_TIME_AUXCLK_L, 0x01), + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_L1P2_WAKEUP_DLY_TIME_AUXCLK_L, 0x01), + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_EQ_CONFIG1, 0x11), + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_PRESET_P10_PRE, 0x00), + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_PRESET_P10_POST, 0x58), + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_OSC_DTCT_CONFIG1, 0x02), + QMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_OSC_DTCT_CONFIG4, 0xff), +}; + static const struct qmp_phy_init_tbl ipq9574_gen3x1_pcie_serdes_tbl[] =3D { QMP_PHY_INIT_CFG(QSERDES_PLL_BIAS_EN_CLKBUFLR_EN, 0x18), QMP_PHY_INIT_CFG(QSERDES_PLL_BIAS_EN_CTRL_BY_PSM, 0x01), @@ -3746,6 +3829,49 @@ static const struct qmp_phy_cfg ipq6018_pciephy_cfg = =3D { .phy_status =3D PHYSTATUS, }; =20 +static const struct qmp_phy_cfg ipq5210_gen3x1_pciephy_cfg =3D { + .lanes =3D 1, + + .offsets =3D &qmp_pcie_offsets_v4x1, + + .tbls =3D { + .serdes =3D ipq9574_gen3x1_pcie_serdes_tbl, + .serdes_num =3D ARRAY_SIZE(ipq9574_gen3x1_pcie_serdes_tbl), + .tx =3D ipq8074_pcie_gen3_tx_tbl, + .tx_num =3D ARRAY_SIZE(ipq8074_pcie_gen3_tx_tbl), + .rx =3D ipq9574_pcie_rx_tbl, + .rx_num =3D ARRAY_SIZE(ipq9574_pcie_rx_tbl), + .pcs =3D ipq9574_gen3x1_pcie_pcs_tbl, + .pcs_num =3D ARRAY_SIZE(ipq9574_gen3x1_pcie_pcs_tbl), + .pcs_misc =3D ipq9574_gen3x1_pcie_pcs_misc_tbl, + .pcs_misc_num =3D ARRAY_SIZE(ipq9574_gen3x1_pcie_pcs_misc_tbl), + }, + + .tbls_ep =3D &(const struct qmp_phy_cfg_tbls) { + .serdes =3D ipq5210_gen3x1_pcie_ep_serdes_tbl, + .serdes_num =3D ARRAY_SIZE(ipq5210_gen3x1_pcie_ep_serdes_tbl), + .tx =3D ipq6018_pcie_tx_tbl, + .tx_num =3D ARRAY_SIZE(ipq6018_pcie_tx_tbl), + .rx =3D ipq5210_gen3x1_pcie_ep_rx_tbl, + .rx_num =3D ARRAY_SIZE(ipq5210_gen3x1_pcie_ep_rx_tbl), + .pcs =3D ipq6018_pcie_pcs_tbl, + .pcs_num =3D ARRAY_SIZE(ipq6018_pcie_pcs_tbl), + .pcs_misc =3D ipq5210_gen3x1_pcie_ep_pcs_misc_tbl, + .pcs_misc_num =3D ARRAY_SIZE(ipq5210_gen3x1_pcie_ep_pcs_misc_tbl), + }, + + .reset_list =3D ipq8074_pciephy_reset_l, + .num_resets =3D ARRAY_SIZE(ipq8074_pciephy_reset_l), + .vreg_list =3D NULL, + .num_vregs =3D 0, + .regs =3D pciephy_v4_regs_layout, + + .pwrdn_ctrl =3D SW_PWRDN | REFCLK_DRV_DSBL, + .phy_status =3D PHYSTATUS, + + .pipe_clock_rate =3D 250000000, +}; + static const struct qmp_phy_cfg ipq9574_gen3x1_pciephy_cfg =3D { .lanes =3D 1, =20 @@ -5543,6 +5669,9 @@ static const struct of_device_id qmp_pcie_of_match_ta= ble[] =3D { }, { .compatible =3D "qcom,glymur-qmp-gen5x4-pcie-phy", .data =3D &glymur_qmp_gen5x4_pciephy_cfg, + }, { + .compatible =3D "qcom,ipq5210-qmp-gen3x1-pcie-phy", + .data =3D &ipq5210_gen3x1_pciephy_cfg, }, { .compatible =3D "qcom,ipq6018-qmp-pcie-phy", .data =3D &ipq6018_pciephy_cfg, --=20 2.34.1