From nobody Thu Jun 18 19:23:51 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A10B93C0A11 for ; Mon, 15 Jun 2026 09:13:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781514787; cv=none; b=VZVmhw85NwkQamsGUO7YXi29iYC5Fyc9IUO3zw5rjSKdawRh1ySXCMY6NB4Qk8IMVWZzE4gVGWDf2WvUXCCnp24IFcXciMkbqJmLuqJltucWKwcLAFnZFsKvG2s2RW5yuYWwKkAQwESZvDbV9lOGH60wkGFeRGSi8nTkPOR7V2g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781514787; c=relaxed/simple; bh=Ao4k8UCAQ63pTsAXW+nwl6jaANXflQZYV4NF+HzDpas=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Ojq4ieSDpqNWMDTHaehvnedHT82J+RG1gR5BflsV9cfjDgIGHqB5DNAVYsKlkwL5fYDEvVVCKOeYzWaXSwrA4H7ocmI7EBPdZO9VQHcKW76FrwnrylOMTOwoQ/vHYhJ2Z+Jrfe29NFNXK0YGKvXN6T2us56ctZdeGn6poRfNvbY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=cEI5Z90v; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=H4BgJfsp; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="cEI5Z90v"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="H4BgJfsp" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 65F99CuQ035556 for ; Mon, 15 Jun 2026 09:13:02 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=Tx+tU+JavHm 9jlJKkOPRaMWM/yiGuddWBQeSbrpsom8=; b=cEI5Z90v7sQGWvONHb8jO52m6wC fmgZoRLcJOYeNR4JlBUnoH1tAl9QUjvCJ7mfFmMSv5Nx5oFAyVvQzf3+OxJaQFOB +ppN3Ym9Jw3I2rfHBKVSX0fdojvi+nP4wqQDejwiqO94BEalzIaoPj/FkXWZJcYR 8aiyBmCzQlrHOOZ0X/RxHz9JWGGoqFnMyXdxoj4XbYWEX3jjZYMUw7Ib7heFaJlO c52ERPg5lDqV9D4syM2fHYWM2xWz6+OI+XLVaDJL6mkAq4wZXGm3vc2cny5/kD/n DBT6XMGO7vP5dyJA6FpRQ9uKKe7Rpybx0npYWb5aM1AShiFNkGpSxdoUhSQ== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4etegur0jk-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 15 Jun 2026 09:13:02 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2bf32fb7cb2so23248285ad.2 for ; Mon, 15 Jun 2026 02:13:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781514781; x=1782119581; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Tx+tU+JavHm9jlJKkOPRaMWM/yiGuddWBQeSbrpsom8=; b=H4BgJfspnRauDaG7VACJHmQnuQRqF33M2r2onv2ap2xS0WBszVkH9UkWzG4cnPIfPv vVsHeJBRsmBGPW8trWsPCbJzhiOeLVj3KPiGYpzJp3VAY9kxqXJHkldCQXKatLckCOlV f6bghKNmDCaYIMoEvwTR+kUDkHHIWBPTfgI8hCMMgKZOtpQQzpEAz2uQChEEwwL6w8pa eoqU8LSTeKGHcAucIQIv6AN+T6LuKSqhDszTmS2ovehj39ObcHARYhCZX/mqAf1oPr2F ovQO7o8y5eUu+vomuTk7l3Y6eCO8SIaturSlJSSwB9pJ4tGTSd8tL5gkuAmkPSr7KDPl TPlQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781514781; x=1782119581; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Tx+tU+JavHm9jlJKkOPRaMWM/yiGuddWBQeSbrpsom8=; b=djWwGzKTZT/VyBdLwBZLXdVgWsg80QJLxsiSxczQ+tbO5ooxQT2OafxI/nq7Sl/jfH dPlBejvjirw07MFn2L2JshXSnC+jmE5k2RAnJfOLAkyi8F8pak3zozRVzGLrDYsznPX6 CDiWOgCye5PCvLjiwMAA5csFNn2DkVwACBo2M+L2xiz/GH3nKHgFvNC8dy0OJpIcUauL QY+be3dbLySyyRM5yo5MtSKGvBR+Hf6OX8hjeysZRRdJbXQyzWM1yDvq/ZVnKvBsu+VQ jpGWKZf43GR2wKnIEKJ1/VRMR5jrrLNkITX99nLDmpYIntaeFSVt52aHvuKI9HssljEi 9XVQ== X-Forwarded-Encrypted: i=1; AFNElJ8b1/GzgzHOlijCNcz0VxGbhMdYnMbPYIUh2us7nxagFH4YxVdNRNLNozZ2gHImk0nzmtf9+xmP9RAEQxA=@vger.kernel.org X-Gm-Message-State: AOJu0Yw5y162qwNOAW3UHcet2fsxwbgkdOxOk2Hy7yV9OfRXuL6YwXMW A/YWqIgY1PeuIP0afs+d2NtCU/WPFZunQYzP90w5WOlq3v8VnR0cSTK35EG1GT/MF4O4HSCMo23 ny65JrR8R2Jo+/0QL3k19UNkG9d7WTWo8kDalL18v9J8214B2JiMmRZv6bEqv1R8tIf8= X-Gm-Gg: Acq92OEHrehY2C83V8xddSvwT3abyYOMxIcCkIuvR/yuD4QlqyN2wE7LIOXZHWjcgCv tftt4LotnoKtmxWx6D/TfeAgc5jW3ZvaCVZ9IKgCS4zlImwWn9CzQvtH5b/4mJ98Q6NNtLtCGTy rM6QZTBeeldDMHpA5v3zEPw8MXWZRC3zxcP68KYZY/IoAhHmHDb8gzGCPH4m4u+WsM8jDUdrhGn wpMe4WesaaV05WWcW+wLu9pS3/2Kv8HmBX89D9F6sYw5Gteu8bADWuh0rgdk7TuW/kNzxGjysgU qoKu7Z21K01KeWACggWsD7CH77Xy+F0YSF2R/gn++EN/AAkamwzBdu33AI0PqR+V6efEusnZhcX JrQ9GbfY1ui3U1MOI2dftU1mZ4PKyrPEAotXEhzWUSJsa9ss3tlusWA== X-Received: by 2002:a17:902:c941:b0:2c2:78c4:b74e with SMTP id d9443c01a7336-2c411d79d0cmr150200305ad.27.1781514781359; Mon, 15 Jun 2026 02:13:01 -0700 (PDT) X-Received: by 2002:a17:902:c941:b0:2c2:78c4:b74e with SMTP id d9443c01a7336-2c411d79d0cmr150200005ad.27.1781514780889; Mon, 15 Jun 2026 02:13:00 -0700 (PDT) Received: from hu-pkambar-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c433079999sm91669065ad.66.2026.06.15.02.12.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Jun 2026 02:13:00 -0700 (PDT) From: palash.kambar@oss.qualcomm.com To: vkoul@kernel.org, neil.armstrong@linaro.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, mani@kernel.org, alim.akhtar@samsung.com, bvanassche@acm.org, andersson@kernel.org, dmitry.baryshkov@oss.qualcomm.com, abel.vesa@oss.qualcomm.com, luca.weiss@fairphone.com Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-scsi@vger.kernel.org, nitin.rawat@oss.qualcomm.com, Palash Kambar , Krzysztof Kozlowski Subject: [PATCH v4 1/2] dt-bindings: phy: qcom,sc8280xp-qmp-ufs-phy: Add Hawi UFS PHY compatible Date: Mon, 15 Jun 2026 14:42:41 +0530 Message-Id: <20260615091242.1617492-2-palash.kambar@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260615091242.1617492-1-palash.kambar@oss.qualcomm.com> References: <20260615091242.1617492-1-palash.kambar@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjE1MDA5NiBTYWx0ZWRfXxpupOx0qzvu3 QDJhcMNOxxe5Llta1VfFXvevy5458q4sf11IZngwD2VT+iOUUsobJ2BZ9xgrTwGUCmE82L9ylc0 QI7LMNYdvnDy6+uYcC1qqqRVOkvZuLP3OYq6yOgho13K3Tt4/Nz24LaliKvAbKqxT5Q/bmF0PL6 a4LybTtQ6hpk8a2XHgY7naWZBC3YPCD/Gzf3rLqSK98O+Ezub8d+tWrN4Ly0v2jkwrW8pXRgWW6 R87fox8RbLpG6on+EQ2rXCfB48mP/j7TmC6uY/lL68/3+khk0s53fMg3Ch+OCkkvmPEtBL5Nbrq MPFZ109hjVgYGnFKhlPatNOiuxiK2yiwaROe/muL4zzWLFG1iumvnMX0Y8KEK1FzUqVpfp4un95 OwIbB6sdqzcbnhfKsXg2bhbYMgepqHf6tDYw/uItJdinI5jr7WkIAdPQZ4R22Je6Txuqqx5BH5R hDk4CNS6d4a8NQ41jmQ== X-Proofpoint-ORIG-GUID: 0Qub9iMZHWo9W8UvoimPblGsSUXiqUve X-Authority-Analysis: v=2.4 cv=HMvz0Itv c=1 sm=1 tr=0 ts=6a2fc21e cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=MMZtLZuhhDi3SW52_uAA:9 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-Spam-Info: AW1haW4tMjYwNjE1MDA5NiBTYWx0ZWRfX/8lvD7GWHYrZ RI8RsLtunK8Ea7cjzeMvjV53ojKOzWe7XI4bSjLzFblXmVgnJUREBaNnqQpG+yavrVcsGfMEwxh vEjVpIUGlrCsRBo9Tx0MvbkWpoRuNtE= X-Proofpoint-GUID: 0Qub9iMZHWo9W8UvoimPblGsSUXiqUve X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-15_02,2026-06-12_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 clxscore=1015 spamscore=0 malwarescore=0 suspectscore=0 phishscore=0 bulkscore=0 adultscore=0 priorityscore=1501 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606040000 definitions=main-2606150096 Content-Type: text/plain; charset="utf-8" From: Palash Kambar Document QMP UFS PHY compatible for Hawi SoC. Reviewed-by: Manivannan Sadhasivam Reviewed-by: Krzysztof Kozlowski Signed-off-by: Palash Kambar --- .../devicetree/bindings/phy/qcom,sc8280xp-qmp-ufs-phy.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-ufs-ph= y.yaml b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-ufs-phy.ya= ml index b2c5c9a375a3..4efe40c0dc97 100644 --- a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-ufs-phy.yaml +++ b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-ufs-phy.yaml @@ -38,6 +38,7 @@ properties: - qcom,kaanapali-qmp-ufs-phy - const: qcom,sm8750-qmp-ufs-phy - enum: + - qcom,hawi-qmp-ufs-phy - qcom,milos-qmp-ufs-phy - qcom,msm8996-qmp-ufs-phy - qcom,msm8998-qmp-ufs-phy @@ -108,6 +109,7 @@ allOf: compatible: contains: enum: + - qcom,hawi-qmp-ufs-phy - qcom,milos-qmp-ufs-phy - qcom,msm8998-qmp-ufs-phy - qcom,sa8775p-qmp-ufs-phy --=20 2.34.1 From nobody Thu Jun 18 19:23:51 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AE8F53396EE for ; Mon, 15 Jun 2026 09:13:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781514794; cv=none; b=rNvPZJT9FvjQUbz2NjCAqF+eGPTEnPdweX5GyeRP5NNGuzEgNp40q4cgt/JRFlW1UhUPRUuAzMugTGVifhHqromgLNQ0PYhJ86TlMSGZTFhrkyQkgN3naNfV90VcX7/Ilxfxh7LZIb7MImrC9a4KRGUdA6TNbL4K+vtod8020A8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781514794; c=relaxed/simple; bh=4hpvzc+pg0bphjaQScym5O6zAEZDLrP0uaS6dmI7nF0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=brC+mgVC1260iuh3UQUM3dZ5tv+Cle0YDVI0eDUH6Uok9SmupF1WrPGNYuR2CIUVO5KMv6nnD/A3bqEye41nGKjhFAs5l/WevJ84iRudvjMkXRpalNvWU79qZBlFJcOPfzavVUiw+J32JhGm7MLROVjLyeCAkWAzqcm8vHNRRjU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Vs2H1Ogl; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=IRdLQFkx; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Vs2H1Ogl"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="IRdLQFkx" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 65F99H0q035729 for ; Mon, 15 Jun 2026 09:13:11 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=GhBkRebi7G5 yKNU0yo6QqpUxkZX5awKWkx6MgJMhcSo=; b=Vs2H1OglxxbLXqz6s/dHvA7P1qM tWamriaOBjWfWgBeM5MGEOONt+wqXqsOdRUVlmLfobSUSoeZ23aWH3CErAnhcMeA ZezjApzGLnSnOjWAYmNQVKa8HjwEZ0IMmrjWAiOSwyHNImGxINfEmzsZv7cdRG3x KMc9Y/V5tzK7gnU88bHSS4WTtW8Ntr0rIt6Avn0ihYEWk35V629D6DEiSILjPd72 5XkkKWEQaUYCG6R1hb/MuPdoi4lfgPtcaWhYgYtVgHCLi5tL68fQAzM2MonfXqdU M+QrwyPQ5dL/vK9OEvlqJpOCx+FHwJ13rpCTaLcajUWCKm5b0GkU3BqDMqg== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4etegur0k7-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 15 Jun 2026 09:13:11 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2c0a99db8dfso30210505ad.3 for ; Mon, 15 Jun 2026 02:13:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781514790; x=1782119590; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=GhBkRebi7G5yKNU0yo6QqpUxkZX5awKWkx6MgJMhcSo=; b=IRdLQFkxRPHX0L1puhZdBWIc/21JOB8z4kbpi5EFBlawxPAr8GY1qXjlLf9uCeFqbX 0eSx4i6yisLHU5H/mHFZW7mTKra6fZATGBj++TZDYktQvFGu2Rj+9/CoXNlDqMlRiWJU gogOSSueTGvI3KunYKfJN+SFEntBlyDM553/pT2iPLNAOK7eMZLAG0BkFYoxF3Nl2oxC fgJ3MUfG5F1HJrBjlWZP4HRNqZF0hMoQrE541JTrSIhW9XwtdejCGHF4bS7pgFfRKgYW hW6jdrtGnqF31hUL4juHpdy0gbkoFrNoPQc8CxbEYjhdwdE8dj1pG6teXCROwnhPLKw6 PJsw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781514790; x=1782119590; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=GhBkRebi7G5yKNU0yo6QqpUxkZX5awKWkx6MgJMhcSo=; b=np6X8fyAPX5V42+PgYq6EFspY+3oCmtM1vFvjSNuDAqp3yYkEKFfgBCDci4H/+UzfD Rgju0juv+Jm7Gf2l9V6GBZ1aMspH/wmeGdkTk3R40GBayh0CfJ5+/NnO7WgvCYqQWTHD l/Toer9m1AYCQTcL8QhevPvJaP6ZYFlWcRhYXH7s72d278TtwWEAdE0H3NPfIldIt6UE lFNtw74xPsHy8Kkbgg/8GHXtU/0h59llNd++yKd3m7Sp5OWNlJ8IaqGXJpqBCkLf39ba eYwtM6V1Qex0Yl4A35DWafeYV8JCfsNehUxx14FGp0qK+aloUC2250j1OZKO6eoWTYsl 5vvg== X-Forwarded-Encrypted: i=1; AFNElJ+t9bf3Bn1ax9PYQaN9fT5xGg6Om1v49gY3zGyweyhURRFFvKljyLevlVNg+MhwizDT7q2nw0DOKEdu/p8=@vger.kernel.org X-Gm-Message-State: AOJu0YxDIHm82INxwSLWVmIaqFAnPyv54vehqC+XISOksEznf8ihlofp aN7doRVSR+Oc2ipCKP7TBpTmy6/3pW1XnToohscR1PTuL05Q/OIKhK+yFdPPPcIwmT/eQL9MRJU 0i5/ux4I5W1kAuTfHViwME6OMFdnpLDEvtxF3X9Gif+fmrDm0hJlBfPkfd8qeybCcqJQ= X-Gm-Gg: Acq92OF4HDuNgAJquwNKDq5KIQLCTJmKDQy0iBEWigQEdc4BMIRB5nQ80wQ7qBHOHRJ gEGb4bDm5lwMcr7inWF0zpZRybmu8qIs58R1NybmT8WpSMVPHCY4RlD++qFIi0j3RmSONaLeoO9 1lMQ2cQAxFEEcfc7eV6pF4uuyd4MpByDGGzkkWmayEnEpYgWMaFLhLZ89Pdak3fuRPChpbZ9deu oL1en8dXAPIsDaHAYchzJBEnQN+pL7zR0gcRU4PsyFrDeTlhPCSje6wYCzZ1Zq4Rd70LSJZQs6U On+vpKl02lcK0jxIZqyzzq8GdF6zLL1rJ33mCA2ugxm35dg2i84J7x4gVa9G5KTQEB5uOrfhXn3 YheElAMxcGQj+bBLd+1ekG9c5cmqQuUKzwmA8p/ijdLMO19+cMpZHPA== X-Received: by 2002:a17:903:247:b0:2c1:a19:8396 with SMTP id d9443c01a7336-2c413dbb942mr151474305ad.31.1781514789979; Mon, 15 Jun 2026 02:13:09 -0700 (PDT) X-Received: by 2002:a17:903:247:b0:2c1:a19:8396 with SMTP id d9443c01a7336-2c413dbb942mr151473625ad.31.1781514789334; Mon, 15 Jun 2026 02:13:09 -0700 (PDT) Received: from hu-pkambar-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c433079999sm91669065ad.66.2026.06.15.02.13.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Jun 2026 02:13:08 -0700 (PDT) From: palash.kambar@oss.qualcomm.com To: vkoul@kernel.org, neil.armstrong@linaro.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, mani@kernel.org, alim.akhtar@samsung.com, bvanassche@acm.org, andersson@kernel.org, dmitry.baryshkov@oss.qualcomm.com, abel.vesa@oss.qualcomm.com, luca.weiss@fairphone.com Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-scsi@vger.kernel.org, nitin.rawat@oss.qualcomm.com, Palash Kambar Subject: [PATCH v4 2/2] phy: qcom-qmp-ufs: Add UFS PHY support on Hawi Date: Mon, 15 Jun 2026 14:42:42 +0530 Message-Id: <20260615091242.1617492-3-palash.kambar@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260615091242.1617492-1-palash.kambar@oss.qualcomm.com> References: <20260615091242.1617492-1-palash.kambar@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjE1MDA5NiBTYWx0ZWRfXwaTKjC1kz9/b /WwR0so+c29rPGFdhG+c+Ot10VwJDRhnBeuu/QBEtdthBpzwbXOY3QfIOPnCxIfCvosUp+5IQRb niT9WQpmSW4G92LtVGJiNxwZyt7YoOviW9lufiiTo77fAxZNFX82Uzji1g8TaR+5njNzPbc6jMW uBaLDnPvkMVmjnrgalnHgqLvIlIk7TMNAaYhW8P2z0CprXMm0BPBwWACDe3hp7MTy/ls/iHXKi+ JcQUnNO+KIKxHwg+1rvOZeFZFJ9nY11Xn5q/9qU8VD8+UrxSnh+XsCeze550rZN9PLARhdKWlbW Ki3Vui2jtzJ1mXgfzYl7sEi2uMrKrnO1ouVYGNZKGZIu1VHWmv3RABtDc2sd2Xy4PaJmGkEYDhO /UIx6hnnXj/Hrxk0Jng/GMzfLhxTfxI1/cwh9Uhr3Qsh7o4heX589P2NY8deL1Oc3IXKpWjIbDZ HsrJ5qGIoAK7h1V2zzQ== X-Proofpoint-ORIG-GUID: Ym4Fn5RUPhX3GI5Hhyvl61oY7UWUlRt- X-Authority-Analysis: v=2.4 cv=HMvz0Itv c=1 sm=1 tr=0 ts=6a2fc227 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=d9MzugbnVWS3ESvbmRYA:9 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-Spam-Info: AW1haW4tMjYwNjE1MDA5NiBTYWx0ZWRfX109kf4gqZewn fSKnOmgw3dVoZ5XhV8384yB4YG44HgZpXK8LOhqaMNEEPBcoxa2Oqb19XnS1BtwyXlY1WsJ8zdO 98qoy/x9TTNWaFwwp2z21qzB5st/5UU= X-Proofpoint-GUID: Ym4Fn5RUPhX3GI5Hhyvl61oY7UWUlRt- X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-15_02,2026-06-12_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 clxscore=1015 spamscore=0 malwarescore=0 suspectscore=0 phishscore=0 bulkscore=0 adultscore=0 priorityscore=1501 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606040000 definitions=main-2606150096 Content-Type: text/plain; charset="utf-8" From: Palash Kambar Add the init sequence tables and config for the UFS QMP phy found in the Hawi SoC. Reviewed-by: Dmitry Baryshkov Signed-off-by: Palash Kambar Reviewed-by: Manivannan Sadhasivam --- .../phy/qualcomm/phy-qcom-qmp-pcs-ufs-v7.h | 24 +++ .../qualcomm/phy-qcom-qmp-qserdes-com-v8.h | 13 +- .../phy-qcom-qmp-qserdes-txrx-ufs-v8.h | 37 +++++ drivers/phy/qualcomm/phy-qcom-qmp-ufs.c | 139 ++++++++++++++++++ 4 files changed, 212 insertions(+), 1 deletion(-) create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-ufs-v7.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-ufs-v8.h diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-ufs-v7.h b/drivers/phy/q= ualcomm/phy-qcom-qmp-pcs-ufs-v7.h new file mode 100644 index 000000000000..e80d3dd6a190 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-ufs-v7.h @@ -0,0 +1,24 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, The Linux Foundation. All rights reserved. + */ + +#ifndef QCOM_PHY_QMP_PCS_UFS_V7_H_ +#define QCOM_PHY_QMP_PCS_UFS_V7_H_ + +/* Only for QMP V7 PHY - UFS PCS registers */ +#define QPHY_V7_PCS_UFS_PHY_START 0x000 +#define QPHY_V7_PCS_UFS_POWER_DOWN_CONTROL 0x004 +#define QPHY_V7_PCS_UFS_SW_RESET 0x008 +#define QPHY_V7_PCS_UFS_PCS_CTRL1 0x01C +#define QPHY_V7_PCS_UFS_PLL_CNTL 0x028 +#define QPHY_V7_PCS_UFS_TX_LARGE_AMP_DRV_LVL 0x02C +#define QPHY_V7_PCS_UFS_TX_HSGEAR_CAPABILITY 0x060 +#define QPHY_V7_PCS_UFS_RX_HSGEAR_CAPABILITY 0x094 +#define QPHY_V7_PCS_UFS_LINECFG_DISABLE 0x140 +#define QPHY_V7_PCS_UFS_RX_SIGDET_CTRL2 0x150 +#define QPHY_V7_PCS_UFS_READY_STATUS 0x16c +#define QPHY_V7_PCS_UFS_TX_MID_TERM_CTRL1 0x1b8 +#define QPHY_V7_PCS_UFS_MULTI_LANE_CTRL1 0x1c0 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v8.h b/drivers/p= hy/qualcomm/phy-qcom-qmp-qserdes-com-v8.h index d8ac4c4a2c31..d416113bcb3c 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v8.h +++ b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v8.h @@ -1,6 +1,6 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* - * Copyright (c) 2025 Qualcomm Innovation Center, Inc. All rights reserved. + * Copyright (c) 2026, The Linux Foundation. All rights reserved. */ =20 #ifndef QCOM_PHY_QMP_QSERDES_COM_V8_H_ @@ -71,5 +71,16 @@ #define QSERDES_V8_COM_ADDITIONAL_MISC 0x1b4 #define QSERDES_V8_COM_CMN_STATUS 0x2c8 #define QSERDES_V8_COM_C_READY_STATUS 0x2f0 +#define QSERDES_V8_COM_PLL_IVCO_MODE1 0xf8 +#define QSERDES_V8_COM_CMN_IETRIM 0xfc +#define QSERDES_V8_COM_CMN_IPTRIM 0x100 +#define QSERDES_V8_COM_VCO_TUNE_CTRL 0x13c +#define QSERDES_V8_COM_ADAPTIVE_ANALOG_CONFIG 0x268 +#define QSERDES_V8_COM_CP_CTRL_ADAPTIVE_MODE0 0x26c +#define QSERDES_V8_COM_PLL_RCCTRL_ADAPTIVE_MODE0 0x270 +#define QSERDES_V8_COM_PLL_CCTRL_ADAPTIVE_MODE0 0x274 +#define QSERDES_V8_COM_CP_CTRL_ADAPTIVE_MODE1 0x278 +#define QSERDES_V8_COM_PLL_RCCTRL_ADAPTIVE_MODE1 0x27c +#define QSERDES_V8_COM_PLL_CCTRL_ADAPTIVE_MODE1 0x280 =20 #endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-ufs-v8.h b/driv= ers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-ufs-v8.h new file mode 100644 index 000000000000..5f923c3e64ec --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-ufs-v8.h @@ -0,0 +1,37 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, The Linux Foundation. All rights reserved. + */ + +#ifndef QCOM_PHY_QMP_QSERDES_TXRX_UFS_V8_H_ +#define QCOM_PHY_QMP_QSERDES_TXRX_UFS_V8_H_ + +#define QSERDES_UFS_V8_TX_RES_CODE_LANE_OFFSET_TX (0x34) +#define QSERDES_UFS_V8_TX_RES_CODE_LANE_OFFSET_RX (0x38) +#define QSERDES_UFS_V8_TX_LANE_MODE_1 (0x80) +#define QSERDES_UFS_V8_RX_UCDR_FO_GAIN_RATE2 (0x1BC) +#define QSERDES_UFS_V8_RX_UCDR_FO_GAIN_RATE4 (0x1C4) +#define QSERDES_UFS_V8_RX_UCDR_SO_GAIN_RATE4 (0x1DC) +#define QSERDES_UFS_V8_RX_EQ_OFFSET_ADAPTOR_CNTRL1 (0x2C8) +#define QSERDES_UFS_V8_RX_UCDR_PI_CONTROLS (0x1E4) +#define QSERDES_UFS_V8_RX_OFFSET_ADAPTOR_CNTRL3 (0x2D0) +#define QSERDES_UFS_V8_RX_UCDR_FASTLOCK_COUNT_HIGH_RATE4 (0x120) +#define QSERDES_UFS_V8_RX_UCDR_FASTLOCK_FO_GAIN_RATE4 (0xD4) +#define QSERDES_UFS_V8_RX_UCDR_FASTLOCK_SO_GAIN_RATE4 (0xEC) +#define QSERDES_UFS_V8_RX_VGA_CAL_MAN_VAL (0x288) +#define QSERDES_UFS_V8_RX_EQU_ADAPTOR_CNTRL4 (0x2B0) +#define QSERDES_UFS_V8_RX_MODE_RATE_0_1_B4 (0x324) +#define QSERDES_UFS_V8_RX_MODE_RATE4_SA_B7 (0x3B4) +#define QSERDES_UFS_V8_RX_MODE_RATE4_SA_B9 (0x3BC) +#define QSERDES_UFS_V8_RX_MODE_RATE4_SB_B7 (0x3E0) +#define QSERDES_UFS_V8_RX_MODE_RATE4_SB_B9 (0x3E8) +#define QSERDES_UFS_V8_RX_MODE_RATE5_SA_B7 (0x40C) +#define QSERDES_UFS_V8_RX_MODE_RATE5_SA_B9 (0x414) +#define QSERDES_UFS_V8_RX_MODE_RATE5_SB_B7 (0x438) +#define QSERDES_UFS_V8_RX_MODE_RATE5_SB_B9 (0x440) +#define QSERDES_UFS_V8_RX_UCDR_SO_SATURATION (0xF4) +#define QSERDES_UFS_V8_RX_TERM_BW_CTRL0 (0x1AC) +#define QSERDES_UFS_V8_RX_DLL0_FTUNE_CTRL (0x498) +#define QSERDES_UFS_V8_RX_SIGDET_CAL_TRIM (0x4d0) + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-ufs.c b/drivers/phy/qualcomm= /phy-qcom-qmp-ufs.c index 0f4ad24aa405..d4aca22c181e 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-ufs.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-ufs.c @@ -29,9 +29,11 @@ #include "phy-qcom-qmp-pcs-ufs-v4.h" #include "phy-qcom-qmp-pcs-ufs-v5.h" #include "phy-qcom-qmp-pcs-ufs-v6.h" +#include "phy-qcom-qmp-pcs-ufs-v7.h" =20 #include "phy-qcom-qmp-qserdes-txrx-ufs-v6.h" #include "phy-qcom-qmp-qserdes-txrx-ufs-v7.h" +#include "phy-qcom-qmp-qserdes-txrx-ufs-v8.h" =20 /* QPHY_PCS_READY_STATUS bit */ #define PCS_READY BIT(0) @@ -84,6 +86,13 @@ static const unsigned int ufsphy_v6_regs_layout[QPHY_LAY= OUT_SIZE] =3D { [QPHY_PCS_POWER_DOWN_CONTROL] =3D QPHY_V6_PCS_UFS_POWER_DOWN_CONTROL, }; =20 +static const unsigned int ufsphy_v7_regs_layout[QPHY_LAYOUT_SIZE] =3D { + [QPHY_START_CTRL] =3D QPHY_V7_PCS_UFS_PHY_START, + [QPHY_PCS_READY_STATUS] =3D QPHY_V7_PCS_UFS_READY_STATUS, + [QPHY_SW_RESET] =3D QPHY_V7_PCS_UFS_SW_RESET, + [QPHY_PCS_POWER_DOWN_CONTROL] =3D QPHY_V7_PCS_UFS_POWER_DOWN_CONTROL, +}; + static const struct qmp_phy_init_tbl milos_ufsphy_serdes[] =3D { QMP_PHY_INIT_CFG(QSERDES_V6_COM_SYSCLK_EN_SEL, 0xd9), QMP_PHY_INIT_CFG(QSERDES_V6_COM_CMN_CONFIG_1, 0x16), @@ -1307,6 +1316,11 @@ static const struct regulator_bulk_data sm8750_ufsph= y_vreg_l[] =3D { { .supply =3D "vdda-pll", .init_load_uA =3D 18300 }, }; =20 +static const struct regulator_bulk_data hawi_ufsphy_vreg_l[] =3D { + { .supply =3D "vdda-phy", .init_load_uA =3D 324000 }, + { .supply =3D "vdda-pll", .init_load_uA =3D 27000 }, +}; + static const struct qmp_ufs_offsets qmp_ufs_offsets =3D { .serdes =3D 0, .pcs =3D 0xc00, @@ -1325,6 +1339,15 @@ static const struct qmp_ufs_offsets qmp_ufs_offsets_= v6 =3D { .rx2 =3D 0x1a00, }; =20 +static const struct qmp_ufs_offsets qmp_ufs_offsets_v7 =3D { + .serdes =3D 0, + .pcs =3D 0x0400, + .tx =3D 0x2000, + .rx =3D 0x2000, + .tx2 =3D 0x3000, + .rx2 =3D 0x3000, +}; + static const struct qmp_phy_cfg milos_ufsphy_cfg =3D { .lanes =3D 2, =20 @@ -1845,6 +1868,119 @@ static const struct qmp_phy_cfg sm8750_ufsphy_cfg = =3D { =20 }; =20 +static const struct qmp_phy_init_tbl hawi_ufsphy_serdes[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V8_COM_SYSCLK_EN_SEL, 0xd9), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_CMN_CONFIG_1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_HSCLK_SEL_1, 0x11), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_HSCLK_HS_SWITCH_SEL_1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_LOCK_CMP_EN, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_LOCK_CMP_CFG, 0x60), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_PLL_IVCO, 0x1f), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_PLL_IVCO_MODE1, 0x1f), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_CMN_IETRIM, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_CMN_IPTRIM, 0x20), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_VCO_TUNE_MAP, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_VCO_TUNE_CTRL, 0x40), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_ADAPTIVE_ANALOG_CONFIG, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_DEC_START_MODE0, 0x41), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_CP_CTRL_MODE0, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_PLL_RCTRL_MODE0, 0x18), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_PLL_CCTRL_MODE0, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_CP_CTRL_ADAPTIVE_MODE0, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_PLL_RCCTRL_ADAPTIVE_MODE0, 0x18), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_PLL_CCTRL_ADAPTIVE_MODE0, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_LOCK_CMP1_MODE0, 0x7f), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_LOCK_CMP2_MODE0, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0x92), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x1e), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_DEC_START_MODE1, 0x4c), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_CP_CTRL_MODE1, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_PLL_RCTRL_MODE1, 0x18), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_PLL_CCTRL_MODE1, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_CP_CTRL_ADAPTIVE_MODE1, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_PLL_RCCTRL_ADAPTIVE_MODE1, 0x18), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_PLL_CCTRL_ADAPTIVE_MODE1, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_LOCK_CMP1_MODE1, 0x99), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_LOCK_CMP2_MODE1, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_BIN_VCOCAL_CMP_CODE1_MODE1, 0xbe), + QMP_PHY_INIT_CFG(QSERDES_V8_COM_BIN_VCOCAL_CMP_CODE2_MODE1, 0x23), +}; + +static const struct qmp_phy_init_tbl hawi_ufsphy_tx[] =3D { + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_TX_LANE_MODE_1, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_TX_RES_CODE_LANE_OFFSET_TX, 0x07), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_TX_RES_CODE_LANE_OFFSET_RX, 0x17), +}; + +static const struct qmp_phy_init_tbl hawi_ufsphy_rx[] =3D { + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_UCDR_FO_GAIN_RATE2, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_UCDR_FO_GAIN_RATE4, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_UCDR_SO_GAIN_RATE4, 0x04), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x14), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_UCDR_PI_CONTROLS, 0x07), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_OFFSET_ADAPTOR_CNTRL3, 0x0e), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_UCDR_FASTLOCK_COUNT_HIGH_RATE4, 0x02), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_UCDR_FASTLOCK_FO_GAIN_RATE4, 0x1c), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_UCDR_FASTLOCK_SO_GAIN_RATE4, 0x06), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_VGA_CAL_MAN_VAL, 0x8e), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_EQU_ADAPTOR_CNTRL4, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_MODE_RATE_0_1_B4, 0xb8), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_MODE_RATE4_SA_B7, 0x66), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_MODE_RATE4_SA_B9, 0x1f), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_MODE_RATE4_SB_B7, 0x66), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_MODE_RATE4_SB_B9, 0x1f), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_MODE_RATE5_SA_B7, 0x66), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_MODE_RATE5_SA_B9, 0x1f), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_MODE_RATE5_SB_B7, 0x66), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_MODE_RATE5_SB_B9, 0x1f), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_UCDR_SO_SATURATION, 0x1f), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_TERM_BW_CTRL0, 0xfa), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_DLL0_FTUNE_CTRL, 0x30), + QMP_PHY_INIT_CFG(QSERDES_UFS_V8_RX_SIGDET_CAL_TRIM, 0x77), +}; + +static const struct qmp_phy_init_tbl hawi_ufsphy_pcs[] =3D { + QMP_PHY_INIT_CFG(QPHY_V7_PCS_UFS_TX_MID_TERM_CTRL1, 0x43), + QMP_PHY_INIT_CFG(QPHY_V7_PCS_UFS_PCS_CTRL1, 0x42), + QMP_PHY_INIT_CFG(QPHY_V7_PCS_UFS_TX_LARGE_AMP_DRV_LVL, 0x0f), + QMP_PHY_INIT_CFG(QPHY_V7_PCS_UFS_RX_SIGDET_CTRL2, 0x68), + QMP_PHY_INIT_CFG(QPHY_V7_PCS_UFS_MULTI_LANE_CTRL1, 0x02), +}; + +static const struct qmp_phy_init_tbl hawi_ufsphy_g5_pcs[] =3D { + QMP_PHY_INIT_CFG(QPHY_V7_PCS_UFS_PLL_CNTL, 0x3b), + QMP_PHY_INIT_CFG(QPHY_V7_PCS_UFS_TX_HSGEAR_CAPABILITY, 0x05), + QMP_PHY_INIT_CFG(QPHY_V7_PCS_UFS_RX_HSGEAR_CAPABILITY, 0x05), +}; + +static const struct qmp_phy_cfg hawi_ufsphy_cfg =3D { + .lanes =3D 2, + + .offsets =3D &qmp_ufs_offsets_v7, + .max_supported_gear =3D UFS_HS_G5, + + .tbls =3D { + .serdes =3D hawi_ufsphy_serdes, + .serdes_num =3D ARRAY_SIZE(hawi_ufsphy_serdes), + .tx =3D hawi_ufsphy_tx, + .tx_num =3D ARRAY_SIZE(hawi_ufsphy_tx), + .rx =3D hawi_ufsphy_rx, + .rx_num =3D ARRAY_SIZE(hawi_ufsphy_rx), + .pcs =3D hawi_ufsphy_pcs, + .pcs_num =3D ARRAY_SIZE(hawi_ufsphy_pcs), + }, + + .tbls_hs_overlay[0] =3D { + .pcs =3D hawi_ufsphy_g5_pcs, + .pcs_num =3D ARRAY_SIZE(hawi_ufsphy_g5_pcs), + .max_gear =3D UFS_HS_G5, + }, + + .vreg_list =3D hawi_ufsphy_vreg_l, + .num_vregs =3D ARRAY_SIZE(hawi_ufsphy_vreg_l), + .regs =3D ufsphy_v7_regs_layout, +}; + static void qmp_ufs_serdes_init(struct qmp_ufs *qmp, const struct qmp_phy_= cfg_tbls *tbls) { void __iomem *serdes =3D qmp->serdes; @@ -2259,6 +2395,9 @@ static int qmp_ufs_probe(struct platform_device *pdev) =20 static const struct of_device_id qmp_ufs_of_match_table[] =3D { { + .compatible =3D "qcom,hawi-qmp-ufs-phy", + .data =3D &hawi_ufsphy_cfg, + }, { .compatible =3D "qcom,milos-qmp-ufs-phy", .data =3D &milos_ufsphy_cfg, }, { --=20 2.34.1