From nobody Fri Jun 12 00:09:59 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 692FE79DA for ; Thu, 11 Jun 2026 10:10:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781172629; cv=none; b=FB7ry7I93/bZ21YMCyq3KB0oSPplnhpKbPYJ6jKVzMla7kF9QAEG9Qu/bY3KddET1eeMfz2AaEKMgnnUG6CBt5xw61KdhX4b7bvPP68XBw0UX2LBPoGvAnRMKNf84cp83j4/uM8wY4b5tvi3hVX7dVY8pMJ7Aon06KoJy2HhFqU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781172629; c=relaxed/simple; bh=O4cVCaQ46n8Ms5D3Bco+aQwbzl8/UIR3ClZEnBlY0Qg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=MXWkg6ECq1W03JOF+4NHEZ/IUUUihfdGeKYX/cZMYe5PB3xvMkS6DV/n+tW9Ztgf4DZUR9EfDZ9NjHnHvzAjPfbdBrCzOKboWCbpZeH0qLhmybn11UuUyU5O3IbF1zoHE/wbgh1cxL3i1T/F+Kq1REJn3T9ZBR6H6VcMQtR0dFQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=VNnGPWqS; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=JRg5RxPy; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="VNnGPWqS"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="JRg5RxPy" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 65BA1V02168341 for ; Thu, 11 Jun 2026 10:10:27 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= MzoIeP/9RJB+tfcp0der6+uQoAklbzCN/nK9ht7zzAc=; b=VNnGPWqSy2JqD61F nL9FmVZiSw8cnXvlt5+f/tGowXcrNXRrXzS8QrqV+kxFvcoWwhZDq2Dy0OREh5Th 6MasMh3ZE5vU7yunP91NhVwMKfwbDxRYDDlv/KwF93OeUHSLfrJ+VwOco8vEd7DD ASeg1yWhEkWv2re48LbtJpd2R5qA9dJBcWioD1fIr41aPx6wnI/+UuBHOErAGCYm DE6KwoMv1E5KRfObXatGvrLDkDaXjSau8jhSfIAtQl5JQJ90d7tAlzHirSq8qIFv 5MKEJO8AOE/1M9v+D4PGP5KXF2g/fOnx7w4FtWaxrG51J2FnvdMaRUnNMfcOen4v K4rYrw== Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eqe6uav5r-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 11 Jun 2026 10:10:27 +0000 (GMT) Received: by mail-pg1-f200.google.com with SMTP id 41be03b00d2f7-c858e0cbca3so4135964a12.2 for ; Thu, 11 Jun 2026 03:10:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781172626; x=1781777426; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=MzoIeP/9RJB+tfcp0der6+uQoAklbzCN/nK9ht7zzAc=; b=JRg5RxPylTJFkbPCkxWgzobhfo9Da9H5YvGG8yLlcEJfH+otXzL9EPLAYVSvNZYVJ7 65hog6Ggatb34G/RTZzLTNsVxOMQeF6Kkm50LVGZbM4S0xoU7OT2igp7U4gX6CXM4Sb1 kcflSie7Nc+MFYu10hLZM3lYHDXVgarahfLxgp/JOaVDgwtaX5v8Y7Hcp+fy96Xu8nry s5EFJ7kiZ8WSEvDZbkrWyx/EJl7PYFpKz4GA04eV7jJJXnDgZnkRbogE/tFA6H3tKQel R47150qhsTX24s2zP3pGwhvV+qUftNq/W48XYKNS4mqcGNh4AwpLq/MC3mP6xw3NHQZI asZg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781172626; x=1781777426; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=MzoIeP/9RJB+tfcp0der6+uQoAklbzCN/nK9ht7zzAc=; b=L80XHWya5uNdaNvQD7fFG3TjNpeOBQh5nKiY06+Mdzi+MIIPoWgDUHtWhOwmhwGJ3r Qz4Wn7GNv8TILQ6V2yDaPwBnvI1ueI3csfvs+ct0tGNO0Ec2LItsBEDRdlGqK2E8KRBF FMWYdhoS3/FAVIS6JhqHXXLqqF6frOLsnkIH12Wk66F1scvlYA0GutUPTM9wSUaOt9T3 gq8pIjP66/h2IAmdzOo+vvRO5bm8VGX8utHssJ5HsNlfezP2ivG44TFJVZuZ0iHQFahG 207G5Nsrn3I08Om7cpC9EJO/xiC/gk23S4LhgKqLjIi+F+sx4vGn8wjcXFtDVs+IlQ2U nDng== X-Forwarded-Encrypted: i=1; AFNElJ8aVWOvrig8BMVtCVQXwwZKwR6WqfVJA1DAtjW7G8jBDq9I0m1iklnx8cMKiLMQjjhtdhmz7JpuBUaYvXE=@vger.kernel.org X-Gm-Message-State: AOJu0YwuPIBcyPumWGutZyChTKrmv5gdunEcQHgppItnHZnLGf49+u+u LkWmA4lFSSS/Lv5kTPO5cxUfMLfbDl3y77PLISCg56gd+KtDyxN+GQ9cqo6QsViavhrG4jxPbfG EaKzT0WbZGZbLTArST143wBEP1btDVeIryZnStXQ7mckNA5pfwpxe79Q+JtpprRQuENE= X-Gm-Gg: Acq92OH7kkZzND3s7m65dch3wgLHA6OQVW5RVaMqM0PVZQCgHKUOdDzKQ3GGfJnyHct y86uwvoJ1/epU6LR4ueuBqKL3Wu2P7M+QRFw4qqLT9RjIFkXQ/KixJE5cXCrC9wCUSHzbWOHI35 /MQMWBlsAaGAQAd+LNwtH3lb5nIviBdr15bK+eTDPS9m2HUl8OaM3s+b7YSSr2Rqrc94iymJ/Y3 GEIIGBBAT0rYizqUgfz4tlEhbO2QfoVP/9CVQals737NWKE9joaWQfdqu5l/ZnZMwv9GcyOXr28 9jN5psGGe81l8cx02zgU8BvtCQCGHf4OyQC9Kpwn/XwOtoJIIDs2C5n/UQ1v+goPMPO5+m137uy UnAR5zgfwkKggYskmU6SX0DmPuxYC9i7bV6d5/ubzMGMDjO0= X-Received: by 2002:a05:6a20:7488:b0:3b4:85db:1bd0 with SMTP id adf61e73a8af0-3b5e31ec58fmr2473842637.12.1781172626237; Thu, 11 Jun 2026 03:10:26 -0700 (PDT) X-Received: by 2002:a05:6a20:7488:b0:3b4:85db:1bd0 with SMTP id adf61e73a8af0-3b5e31ec58fmr2473810637.12.1781172625795; Thu, 11 Jun 2026 03:10:25 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c865860f3d4sm1279646a12.19.2026.06.11.03.10.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Jun 2026 03:10:25 -0700 (PDT) From: Komal Bajaj Date: Thu, 11 Jun 2026 15:40:08 +0530 Subject: [PATCH v5 1/5] dt-bindings: arm: qcom: Document Shikra and its EVK boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260611-shikra-dt-v5-1-103ed26a8529@oss.qualcomm.com> References: <20260611-shikra-dt-v5-0-103ed26a8529@oss.qualcomm.com> In-Reply-To: <20260611-shikra-dt-v5-0-103ed26a8529@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1781172612; l=1745; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=O4cVCaQ46n8Ms5D3Bco+aQwbzl8/UIR3ClZEnBlY0Qg=; b=wMdHmwjR+KCtwb/q9yjz1Y+EYFPfFw5vp82h6JtumrrfVeOIJGfb/Ulu9woGwL7HiLYyLVMjR 7WnMQ1xz5mnAXq7G4Y9gpRi2oJa9p4rPEMrfIw4IWuzabkk7ublBhUc X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-Spam-Info: AW1haW4tMjYwNjExMDEwMSBTYWx0ZWRfX3oCwmWtxmFal YwYMMIopcz3N7+OQbxhp5KmmUNPLquk3alzl900C1cNw7oEvL0Hz9WvThbQCIkTyhejJyrdxlkX fDuZRehHXAHhXd9Z/JybNfPFDO69lR8= X-Authority-Analysis: v=2.4 cv=atOCzyZV c=1 sm=1 tr=0 ts=6a2a8993 cx=c_pps a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=nhUW8Zqzme2qF2hNOrkA:9 a=QEXdDO2ut3YA:10 a=3WC7DwWrALyhR5TkjVHa:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjExMDEwMSBTYWx0ZWRfXy20Z+iENjGbb OkrkjgIkgsOH7nHYDHVt8gwFvUzM9YIQz7PJOBZwnGJ/vGcJaHnOObhXUllU7PDaB97gUJJpfXb sQj1j+Kx9KaftxqhEx0Yj0ld53cuUwCFwc6tyQjByyyB2cb7N/6hGrlH9SUhRjYLzysM4H4E+by d1di3NpSfi/Y+0yhRg4961pt6APDIgjBHuRuY+Iw9IcZmaPqEAzhGV9D7EBue/dtSJD22JQM9HX o+4gMJyFFap/GxxYaEpRY6Pbl3BjWNo4LA6Zikzao02zEjV4FD6IejATcBg9/X6I5YmdYLckuej tjAcysUGrNDDD3PXwE6gd0/jt809weLn5vJlCKygTOwH5EagEwEAbymwPeaGcqGN8SdCRhPulbt NKgTIyo6Eya8/Jy0FoZS5cEMBdNEjuwI57j9Ow3Fxdfti53eAW+BGGDtjUj5wzs/u5JKtEbZGXG ftndnH4rayoUT7FbSZg== X-Proofpoint-GUID: IMyhXK8l3mVz9dWbxJ5T9ry-OxD0FaJd X-Proofpoint-ORIG-GUID: IMyhXK8l3mVz9dWbxJ5T9ry-OxD0FaJd X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-11_02,2026-06-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 impostorscore=0 bulkscore=0 clxscore=1015 spamscore=0 malwarescore=0 phishscore=0 priorityscore=1501 lowpriorityscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606040000 definitions=main-2606110101 Shikra is a Qualcomm IoT SoC available in a System-on-Module (SoM) form factor. The SoM integrates the Shikra SoC, PMICs, and essential passives, and is designed to be mounted on carrier boards. Three eSoM variant are introduced: - CQM: retail variant with integrated modem (PM4125 and PM8005 PMIC) - CQS: retail variant without modem (PM4125 and PM8005 PMIC) - IQS: industrial-grade variant without modem (PM8150 PMIC) Each SoM variant pairs with a common EVK carrier board provides debug UART, USB, and other peripheral interfaces. Add compatible strings for the CQ2390M, CQ2390S, IQ2390S SoM variant and its corresponding EVK boards. Signed-off-by: Komal Bajaj --- Documentation/devicetree/bindings/arm/qcom.yaml | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentatio= n/devicetree/bindings/arm/qcom.yaml index 50cc18a6ec5e..cf7d241f8107 100644 --- a/Documentation/devicetree/bindings/arm/qcom.yaml +++ b/Documentation/devicetree/bindings/arm/qcom.yaml @@ -989,6 +989,24 @@ properties: - xiaomi,polaris - const: qcom,sdm845 =20 + - items: + - enum: + - qcom,shikra-cqm-evk + - const: qcom,shikra-cqm-som + - const: qcom,shikra + + - items: + - enum: + - qcom,shikra-cqs-evk + - const: qcom,shikra-cqs-som + - const: qcom,shikra + + - items: + - enum: + - qcom,shikra-iqs-evk + - const: qcom,shikra-iqs-som + - const: qcom,shikra + - items: - enum: - oneplus,billie2 --=20 2.34.1 From nobody Fri Jun 12 00:09:59 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CC2C23CA4B9 for ; Thu, 11 Jun 2026 10:10:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781172639; cv=none; b=XBnz2R8w3IjCoyxII/UNGYMY7NBcto5afwt+LcNYzzYqoVKR/koqJI3Jm93PhnKyJTjMpQo4PWf3wbeKJyqfd+0NF15Stxr4q1xZ4I3YTDN4o7NILBg9CHMIeftN7q3OzbVXKiCgXsNHs5eX4vvMDudzchYiwy+mZLeGu889a2U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781172639; c=relaxed/simple; bh=yrvOc2gSPaIZySxubY1fZIaR87m12UCibr02GCjivr0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=tsdeTbombO6F2o7vxfjCxAXHfH1N1/nmfZe5CgYEGHMfF6H9EMeFBfmUB/rIjQ6hWhLaL220l+PNNJsyHF99W9Ot8rJBpDXiwWFlTXqajijlC5OPbL5LUaJR9GKpTtjsKTUbNcrlR9hR5yHq+OZ5QesY2R3O48dq7xm7oofHBTM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=E0/BUCOt; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Ov3fTEh0; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="E0/BUCOt"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Ov3fTEh0" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 65BA0pKG303970 for ; Thu, 11 Jun 2026 10:10:35 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= XHhty5eh8MIDgaOMAfNXipywu3vN+NZXIXjsoIAiSC4=; b=E0/BUCOtEkoMixrW uxQuBTtDSv/LevEp6GQ7kpyTfnfwZzxyeaB7zFpI4z67jpW6EDMHWOs3KBeQK8rL Tr72r9kafrrGddrGx4J5ZuWRZW94f1Vgw/VLmv3z4+d4gdOxV4C3dQL96FuvUHLU 3EjlTecq/vUdy2Z1Sb34xPjpEW40Jztus8kD1RLyGokeeWGZkB3W4Befdqxz82i4 F90tri3WFM/ZzxP0dMteWmXjL1cbgOxmMtNZDJj/ikcBwd7K9PKODpFJsCDlc/Hu KyoAs2XTY9EUoNOlT5epoKImCRIC3HsmD94ZiEBWDCSO0aJaIIPLH2qtBzltrnew q+UpTg== Received: from mail-pg1-f197.google.com (mail-pg1-f197.google.com [209.85.215.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eqtb5g639-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 11 Jun 2026 10:10:35 +0000 (GMT) Received: by mail-pg1-f197.google.com with SMTP id 41be03b00d2f7-c85a2c129b3so3702832a12.1 for ; Thu, 11 Jun 2026 03:10:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781172634; x=1781777434; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=XHhty5eh8MIDgaOMAfNXipywu3vN+NZXIXjsoIAiSC4=; b=Ov3fTEh0n8NYoNLiYqBeHMl/rWYiI4faWUj9O0L7Uyzwxb90JJXXrdynYu/iE2WN58 q3I8rncxbN31GEA7Oh9zImpsATs+2Z5OS2GsbAqD2X+Bgd72I+GG7sTD0PO8x91/8/ON hmFazTma0wcMWjN57IHJKsAG+8CStj3htRHsvzmstbXahe4dmLFRJtSvKZH+/8YQXcBQ FCc2GYDg3OgD+5ULdtgDhwhlR+VHxGssCIpEwwaOyaCb5/1dkN74aUfjM7x8d3mE3RgT dXqFLHPJWrRchCgWFlcsui4nPIzz0oL6MUjQ/joVzdoKF7cwuON9T8rRriLcFETt/nnD kPKg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781172634; x=1781777434; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=XHhty5eh8MIDgaOMAfNXipywu3vN+NZXIXjsoIAiSC4=; b=c9H5yJSYXuViTBFXJzkgZ9PmXRze2vfw73BDXdSN1XY/KJa2U6ppAaZFJyOjGoF2zY XO/kmiqi9NK9IQ6E7oNtofC5X+yhwABg1fVSV7LeIQ6eparkNsDcSyKFFkxmmveZZldq ZtOY+y2ho3SAXWqu34XbPNpguaLmq9LslKWlSAbq2kUCGgVc9tlgCbGe4ides3inG+RO 3afQRbN3MyjKlV6k37GFwSAE6aP6gPsdnRxwggOrQK3sGI56LBmrx8lUSA7swTQmhKIa i6nKU/dCz7iwfAVV9j0BDbV8/DTg3WSidNUghgYEYCs0CBsr0wTQnFr4KpF9tvKVSSxa 53aA== X-Forwarded-Encrypted: i=1; AFNElJ97VdQjCTDvLR6eY0lnxWblgOg4Sspnida44rD1C+I1hvrGZXEMokPIDHkSI4aQhnmmls+9PRTT5HiUSAs=@vger.kernel.org X-Gm-Message-State: AOJu0YwaKHDU3YsF6Es5N/LuL5v3o2UgF1MHQFMG8zCZdZrmSXJqSL5P YdcEDqNKk4WSHHPjD4O39EEGZAMp1lGrOMhsDiEZkF1limc+z63HEjyeQndvuuqAB6jxFzoqY48 7KX8ROtwWsHIVTH8cLphwztx4v3fz3OnFuQ9MP88g7EZO1ZZXCSOWXfE0UCvflWozmO8= X-Gm-Gg: Acq92OFFXfWOxoSBfkl0alniVDlEW49a7PmCgNyBx4zn/Pq17/qq0aRbPqDW8Lbjdlx PUKTF/3aZ9pRY2u38CXqiTr9JE1tgrXop3C5eXs6rX4CjKUpIrlmEyvp9S7qGtgceSDBVvT+mSj OP7tUVZRa0t5j1ZJXUiw1IZqYNbIV9m0Q+SMGpIWl9ieGSmbxAFGvrkvkSHMH3398qiagp8TAJV N5Zxxo1go+hM5xRBbQKn/fn/IYGWBTMtJNNrtK1cqgf6ZiAg/NV+UVl98DQd0DRtw1kBlfNrRip EU/gak5AhkSGyYkkpqnDkMpLdb8cHEUn1KRWdNoURbRXrjSQTCdsqePLezUu4+DuywLaUWfQLeo ed1z0c3pRjIZLeKFiVke9fdclMQIVAEbacCuOV/Et61PVtOc= X-Received: by 2002:a05:6a21:4582:b0:3a2:f7bd:a9a5 with SMTP id adf61e73a8af0-3b5e33ada53mr2404867637.38.1781172634320; Thu, 11 Jun 2026 03:10:34 -0700 (PDT) X-Received: by 2002:a05:6a21:4582:b0:3a2:f7bd:a9a5 with SMTP id adf61e73a8af0-3b5e33ada53mr2404826637.38.1781172633739; Thu, 11 Jun 2026 03:10:33 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c865860f3d4sm1279646a12.19.2026.06.11.03.10.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Jun 2026 03:10:33 -0700 (PDT) From: Komal Bajaj Date: Thu, 11 Jun 2026 15:40:09 +0530 Subject: [PATCH v5 2/5] arm64: dts: qcom: Introduce Shikra SoC base dtsi Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260611-shikra-dt-v5-2-103ed26a8529@oss.qualcomm.com> References: <20260611-shikra-dt-v5-0-103ed26a8529@oss.qualcomm.com> In-Reply-To: <20260611-shikra-dt-v5-0-103ed26a8529@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj , Imran Shaik , Monish Chunara , Rakesh Kota , Raviteja Laggyshetty , Sneh Mankad , Vishnu Santhosh , Xueyao An , Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1781172612; l=23625; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=yrvOc2gSPaIZySxubY1fZIaR87m12UCibr02GCjivr0=; b=MthoZiX+iHVR8phHPOg0ZXYlaEfKMie9ANTOfEEffjC6UOhb/6ZlFfx2o4ot6eX1UdyjEtpv6 m0y9IIlJ0tuATerfOMMARWjnfkQRe9OVlFCiFUQJ47+5NAv6Z0UuArn X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjExMDEwMSBTYWx0ZWRfX2+ycUkLG18wE voWZiR0fxAz0C3vCGIoIbdpa6SXVETBMHtfXx15QK4gYKebzUQpTv4ubc3C5Fo6JhZHZjPt18nv vA1J3Y4SCPpnj4nm2HZTV5lqDAB1l3fWnIqv8EN03HvBuueupSHixZdBUFtQGDKaeemz1ccjfDz qFa1w7E/OP2NNTOTsmXL7n3EMuSTks/3uyuB6kk4qjixpmc86bEQnYxPhE5DshHdOcsxo8Z5u4I wMinWEcNVRfmbnLRn5J6w5Y4tH35q+SsAZC+g7NZId9LDbFPuqczX04UzwpoJZoWTxsODzKpD9x RFxNWNDqeG7fhXXs2JLNE13ttVxqA3J+gurCrCv7eNgI81NiXNFzs+LZKzDO8+rKjsJGgQi1EUq ryAdb2zOKhx86JCctcvU6JTDCGBnqjHfMP1ZbVgW1pYTsqwfkV3PGbuxZkrMrN4PUoEawu9EFC5 j8zV1XFsIqYBo5vOYcA== X-Proofpoint-ORIG-GUID: S-yWkBox63ZufBHA4KOwKw5dqHKM3a9H X-Proofpoint-Spam-Info: AW1haW4tMjYwNjExMDEwMSBTYWx0ZWRfX06eXJo7A3u0j EZS20T2jF1p61H6THj44V4B+NS/WBE1OGYFXasxdVG8orU0p+KXrShDckM/fYYAKEr7cvWpaOEU Y5O3tWdSdJSpz6G4V28G9896qUoPKuw= X-Authority-Analysis: v=2.4 cv=e6g2j6p/ c=1 sm=1 tr=0 ts=6a2a899b cx=c_pps a=rz3CxIlbcmazkYymdCej/Q==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=6UBnnb2_QDgcJB-b6ocA:9 a=QEXdDO2ut3YA:10 a=bFCP_H2QrGi7Okbo017w:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: S-yWkBox63ZufBHA4KOwKw5dqHKM3a9H X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-11_02,2026-06-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 suspectscore=0 bulkscore=0 priorityscore=1501 lowpriorityscore=0 phishscore=0 clxscore=1015 impostorscore=0 adultscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606040000 definitions=main-2606110101 Add initial device tree support for the Qualcomm Shikra SoC, an IoT-focused platform built around a heterogeneous CPU cluster (Cortex-A55 + Cortex-A78C) with RPM-based power and clock management. Enable support for the following peripherals: - CPU nodes - Global Clock Controller (GCC) - RPM-based clock controller (RPMCC) and power domains (RPMPD) - Interrupt controller - Top Level Mode Multiplexer (TLMM) - Debug UART - eMMC host controller - System timer and watchdog Co-developed-by: Imran Shaik Signed-off-by: Imran Shaik Co-developed-by: Monish Chunara Signed-off-by: Monish Chunara Co-developed-by: Rakesh Kota Signed-off-by: Rakesh Kota Co-developed-by: Raviteja Laggyshetty Signed-off-by: Raviteja Laggyshetty Co-developed-by: Sneh Mankad Signed-off-by: Sneh Mankad Co-developed-by: Vishnu Santhosh Signed-off-by: Vishnu Santhosh Co-developed-by: Xueyao An Signed-off-by: Xueyao An Reviewed-by: Konrad Dybcio Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra.dtsi | 842 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 842 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi new file mode 100644 index 000000000000..cc3de21c1ff9 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -0,0 +1,842 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include +#include +#include +#include +#include + +/ { + interrupt-parent =3D <&intc>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + + clocks { + xo_board: xo-board { + compatible =3D "fixed-clock"; + clock-frequency =3D <38400000>; + #clock-cells =3D <0>; + }; + + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + clock-frequency =3D <32764>; + #clock-cells =3D <0>; + }; + }; + + cpus { + #address-cells =3D <2>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x0 0x0>; + enable-method =3D "psci"; + next-level-cache =3D <&l3>; + capacity-dmips-mhz =3D <1024>; + dynamic-power-coefficient =3D <100>; + }; + + cpu1: cpu@100 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x0 0x100>; + enable-method =3D "psci"; + next-level-cache =3D <&l3>; + capacity-dmips-mhz =3D <1024>; + dynamic-power-coefficient =3D <100>; + }; + + cpu2: cpu@200 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x0 0x200>; + enable-method =3D "psci"; + next-level-cache =3D <&l3>; + capacity-dmips-mhz =3D <1024>; + dynamic-power-coefficient =3D <100>; + }; + + cpu3: cpu@300 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a78c"; + reg =3D <0x0 0x300>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_3>; + capacity-dmips-mhz =3D <1946>; + dynamic-power-coefficient =3D <489>; + + l2_3: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + next-level-cache =3D <&l3>; + cache-size =3D <0x40000>; + }; + }; + + cpu-map { + cluster0 { + core0 { + cpu =3D <&cpu0>; + }; + + core1 { + cpu =3D <&cpu1>; + }; + + core2 { + cpu =3D <&cpu2>; + }; + }; + + cluster1 { + core0 { + cpu =3D <&cpu3>; + }; + }; + }; + + l3: l3-cache { + compatible =3D "cache"; + cache-level =3D <3>; + cache-unified; + cache-size =3D <0x80000>; + }; + }; + + firmware { + scm { + compatible =3D "qcom,scm-shikra", "qcom,scm"; + clocks =3D <&rpmcc RPM_SMD_CE1_CLK>; + clock-names =3D "core"; + qcom,dload-mode =3D <&tcsr_regs 0x13000>; + #reset-cells =3D <1>; + interconnects =3D <&system_noc MASTER_CRYPTO_CORE0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + }; + }; + + memory@80000000 { + device_type =3D "memory"; + /* We expect the bootloader to fill in the size */ + reg =3D <0x0 0x80000000 0x0 0x0>; + }; + + pmu-a55 { + compatible =3D "arm,cortex-a55-pmu"; + interrupts =3D ; + }; + + pmu-a78c { + compatible =3D "arm,cortex-a78-pmu"; + interrupts =3D ; + }; + + psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + }; + + rpm: remoteproc { + compatible =3D "qcom,shikra-rpm-proc", "qcom,rpm-proc"; + + glink-edge { + compatible =3D "qcom,glink-rpm"; + interrupts =3D ; + qcom,rpm-msg-ram =3D <&rpm_msg_ram>; + mboxes =3D <&apcs_glb 0>; + + rpm_requests: rpm-requests { + compatible =3D "qcom,rpm-shikra", "qcom,glink-smd-rpm"; + qcom,glink-channels =3D "rpm_requests"; + + rpmcc: clock-controller { + compatible =3D "qcom,rpmcc-shikra", "qcom,rpmcc-qcm2290", "qcom,rpmcc= "; + clocks =3D <&xo_board>; + clock-names =3D "xo"; + #clock-cells =3D <1>; + }; + + rpmpd: power-controller { + compatible =3D "qcom,shikra-rpmpd"; + #power-domain-cells =3D <1>; + operating-points-v2 =3D <&rpmpd_opp_table>; + + rpmpd_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + rpmpd_opp_min_svs: opp1 { + opp-level =3D ; + }; + + rpmpd_opp_low_svs: opp2 { + opp-level =3D ; + }; + + rpmpd_opp_svs: opp3 { + opp-level =3D ; + }; + + rpmpd_opp_svs_plus: opp4 { + opp-level =3D ; + }; + + rpmpd_opp_nom: opp5 { + opp-level =3D ; + }; + + rpmpd_opp_nom_plus: opp6 { + opp-level =3D ; + }; + + rpmpd_opp_turbo: opp7 { + opp-level =3D ; + }; + + rpmpd_opp_turbo_plus: opp8 { + opp-level =3D ; + }; + }; + }; + }; + }; + + mpm: interrupt-controller { + compatible =3D "qcom,mpm"; + qcom,rpm-msg-ram =3D <&apss_mpm>; + interrupts =3D ; + mboxes =3D <&apcs_glb 1>; + interrupt-controller; + #interrupt-cells =3D <2>; + #power-domain-cells =3D <0>; + interrupt-parent =3D <&intc>; + qcom,mpm-pin-count =3D <96>; + qcom,mpm-pin-map =3D <2 275>, /* TSENS0 uplow */ + <12 422>, /* DWC3 ss_phy_irq */ + <58 272>, /* QUSB2_PHY dmse_hv_vddmx */ + <59 273>, /* QUSB2_PHY dpse_hv_vddmx */ + <86 183>, /* MPM wake, SPMI */ + <90 157>, /* QUSB2_PHY DM */ + <91 158>; /* QUSB2_PHY DP */ + }; + }; + + reserved_memory: reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + hyp_mem: hyp@80000000 { + reg =3D <0x0 0x80000000 0x0 0x1600000>; + no-map; + }; + + xblboot_mem: xblboot@85e00000 { + reg =3D <0x0 0x85e00000 0x0 0x100000>; + no-map; + }; + + secdata_apss_mem: secdata-apss@85fff000 { + reg =3D <0x0 0x85fff000 0x0 0x1000>; + no-map; + }; + + smem_mem: smem@86000000 { + compatible =3D "qcom,smem"; + reg =3D <0x0 0x86000000 0x0 0x200000>; + no-map; + + hwlocks =3D <&tcsr_mutex 3>; + }; + + audio_heap_mem: audio-heap@86200000 { + reg =3D <0x0 0x86200000 0x0 0x100000>; + no-map; + }; + + tz_stat_mem: tz-stat@a0000000 { + reg =3D <0x0 0xa0000000 0x0 0x100000>; + no-map; + }; + + qtee_mem: qtee@a1300000 { + reg =3D <0x0 0xa1300000 0x0 0x500000>; + no-map; + }; + + tz_apps_mem: tz-apps@a1800000 { + reg =3D <0x0 0xa1800000 0x0 0x2100000>; + no-map; + }; + + mpss_wlan_mem: mpss-wlan@ab000000 { + reg =3D <0x0 0xab000000 0x0 0x6e00000>; + no-map; + }; + + wlan_mem: wlan@b2300000 { + reg =3D <0x0 0xb2300000 0x0 0x100000>; + no-map; + }; + + cdsp_mem: cdsp@b2400000 { + reg =3D <0x0 0xb2400000 0x0 0x1900000>; + no-map; + }; + + gpu_micro_code_mem: gpu-micro-code@b3d00000 { + reg =3D <0x0 0xb3d00000 0x0 0x2000>; + no-map; + }; + + video_mem: video@b3d02000 { + reg =3D <0x0 0xb3d02000 0x0 0x700000>; + no-map; + }; + + lmcu_mem: lmcu@b4402000 { + reg =3D <0x0 0xb4402000 0x0 0x300000>; + no-map; + }; + + lmcu_dtb_mem: lmcu-dtb@b4702000 { + reg =3D <0x0 0xb4702000 0x0 0x40000>; + no-map; + }; + }; + + soc: soc@0 { + compatible =3D "simple-bus"; + + #address-cells =3D <2>; + #size-cells =3D <2>; + dma-ranges =3D <0x0 0x0 0x0 0x0 0x10 0x0>; + ranges =3D <0x0 0x0 0x0 0x0 0x10 0x0>; + + tcsr_mutex: syscon@340000 { + compatible =3D "qcom,tcsr-mutex"; + reg =3D <0x0 0x00340000 0x0 0x20000>; + #hwlock-cells =3D <1>; + }; + + tcsr_regs: syscon@3c0000 { + compatible =3D "qcom,shikra-tcsr", "syscon"; + reg =3D <0x0 0x003c0000 0x0 0x40000>; + }; + + tlmm: pinctrl@500000 { + compatible =3D "qcom,shikra-tlmm"; + reg =3D <0x0 0x00500000 0x0 0x700000>; + + interrupts =3D ; + + gpio-controller; + #gpio-cells =3D <2>; + + interrupt-controller; + #interrupt-cells =3D <2>; + + gpio-ranges =3D <&tlmm 0 0 165>; + wakeup-parent =3D <&mpm>; + + qup_uart0_default: qup-uart0-default-state { + pins =3D "gpio0", "gpio1"; + function =3D "qup0_se0"; + drive-strength =3D <2>; + bias-disable; + }; + + sdc1_state_on: sdc1-on-state { + clk-pins { + pins =3D "sdc1_clk"; + drive-strength =3D <6>; + bias-disable; + }; + + cmd-pins { + pins =3D "sdc1_cmd"; + drive-strength =3D <6>; + bias-pull-up; + }; + + data-pins { + pins =3D "sdc1_data"; + drive-strength =3D <6>; + bias-pull-up; + }; + + rclk-pins { + pins =3D "sdc1_rclk"; + bias-pull-down; + }; + }; + + sdc1_state_off: sdc1-off-state { + clk-pins { + pins =3D "sdc1_clk"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + cmd-pins { + pins =3D "sdc1_cmd"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + data-pins { + pins =3D "sdc1_data"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + rclk-pins { + pins =3D "sdc1_rclk"; + bias-bus-hold; + }; + }; + }; + + mem_noc: interconnect@d00000 { + compatible =3D "qcom,shikra-mem-noc-core"; + reg =3D <0x0 0x00d00000 0x0 0x43080>; + clocks =3D <&gcc GCC_DDRSS_GPU_AXI_CLK>; + clock-names =3D "gpu_axi"; + #interconnect-cells =3D <2>; + }; + + llcc: system-cache-controller@e00000 { + compatible =3D "qcom,shikra-llcc"; + reg =3D <0x0 0x00e00000 0x0 0x80000>, + <0x0 0x00f00000 0x0 0x80000>, + <0x0 0x01000000 0x0 0x80000>; + reg-names =3D "llcc0_base", + "llcc1_base", + "llcc_broadcast_base"; + interrupts =3D ; + }; + + gcc: clock-controller@1400000 { + compatible =3D "qcom,shikra-gcc"; + reg =3D <0x0 0x01400000 0x0 0x1f0000>; + clocks =3D <&rpmcc RPM_SMD_XO_CLK_SRC>, + <&sleep_clk>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>; + power-domains =3D <&rpmpd RPMPD_VDDCX>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + system_noc: interconnect@1880000 { + compatible =3D "qcom,shikra-sys-noc"; + reg =3D <0x0 0x01880000 0x0 0x6a080>; + clocks =3D <&gcc GCC_EMAC0_AXI_SYS_NOC_CLK>, + <&gcc GCC_EMAC1_AXI_SYS_NOC_CLK>, + <&gcc GCC_SYS_NOC_USB2_PRIM_AXI_CLK>, + <&gcc GCC_SYS_NOC_USB3_PRIM_AXI_CLK>; + clock-names =3D "emac0_axi", + "emac1_axi", + "usb2_axi", + "usb3_axi"; + #interconnect-cells =3D <2>; + + clk_virt: interconnect-clk { + compatible =3D "qcom,shikra-clk-virt"; + #interconnect-cells =3D <2>; + }; + + mc_virt: interconnect-mc { + compatible =3D "qcom,shikra-mc-virt"; + #interconnect-cells =3D <2>; + }; + + mmrt_virt: interconnect-mmrt { + compatible =3D "qcom,shikra-mmrt-virt"; + #interconnect-cells =3D <2>; + }; + + mmnrt_virt: interconnect-mmnrt { + compatible =3D "qcom,shikra-mmnrt-virt"; + #interconnect-cells =3D <2>; + }; + }; + + config_noc: interconnect@1900000 { + compatible =3D "qcom,shikra-config-noc"; + reg =3D <0x0 0x01900000 0x0 0x8080>; + #interconnect-cells =3D <2>; + }; + + qfprom: efuse@1b44000 { + compatible =3D "qcom,shikra-qfprom", "qcom,qfprom"; + reg =3D <0x0 0x01b44000 0x0 0x3000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + qusb2_hstx_trim_1: hstx-trim@25b { + reg =3D <0x25b 0x1>; + bits =3D <1 4>; + }; + + gpu_speed_bin: gpu-speed-bin@2006 { + reg =3D <0x2006 0x2>; + bits =3D <5 8>; + }; + }; + + spmi_bus: spmi@1c40000 { + compatible =3D "qcom,spmi-pmic-arb"; + reg =3D <0x0 0x01c40000 0x0 0x1100>, + <0x0 0x01e00000 0x0 0x2000000>, + <0x0 0x03e00000 0x0 0x100000>, + <0x0 0x03f00000 0x0 0xa0000>, + <0x0 0x01c0a000 0x0 0x26000>; + reg-names =3D "core", + "chnls", + "obsrvr", + "intr", + "cnfg"; + interrupts-extended =3D <&mpm 86 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "periph_irq"; + interrupt-controller; + #interrupt-cells =3D <4>; + #address-cells =3D <2>; + #size-cells =3D <0>; + qcom,channel =3D <0>; + qcom,ee =3D <0>; + }; + + rpm_msg_ram: sram@45f0000 { + compatible =3D "qcom,rpm-msg-ram", "mmio-sram"; + reg =3D <0x0 0x045f0000 0x0 0x7000>; + + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges =3D <0 0x0 0x045f0000 0x7000>; + + apss_mpm: sram@1b8 { + reg =3D <0x1b8 0x48>; + }; + }; + + sram@4690000 { + compatible =3D "qcom,rpm-stats"; + reg =3D <0x0 0x04690000 0x0 0x14000>; + }; + + sdhc_1: mmc@4744000 { + compatible =3D "qcom,shikra-sdhci", "qcom,sdhci-msm-v5"; + + reg =3D <0x0 0x04744000 0x0 0x1000>, + <0x0 0x04745000 0x0 0x1000>; + reg-names =3D "hc", + "cqhci"; + + iommus =3D <&apps_smmu 0xc0 0x0>; + + interrupts =3D , + ; + interrupt-names =3D "hc_irq", + "pwr_irq"; + + clocks =3D <&gcc GCC_SDCC1_AHB_CLK>, + <&gcc GCC_SDCC1_APPS_CLK>, + <&rpmcc RPM_SMD_XO_CLK_SRC>; + clock-names =3D "iface", + "core", + "xo"; + + interconnects =3D <&system_noc MASTER_SDCC_1 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ACTIVE_TAG + &config_noc SLAVE_SDCC_1 RPM_ACTIVE_TAG>; + interconnect-names =3D "sdhc-ddr", + "cpu-sdhc"; + + power-domains =3D <&rpmpd RPMPD_VDDCX>; + operating-points-v2 =3D <&sdhc1_opp_table>; + + qcom,dll-config =3D <0x000f642c>; + qcom,ddr-config =3D <0x80040868>; + + bus-width =3D <8>; + + mmc-ddr-1_8v; + mmc-hs200-1_8v; + mmc-hs400-1_8v; + mmc-hs400-enhanced-strobe; + + resets =3D <&gcc GCC_SDCC1_BCR>; + + status =3D "disabled"; + + sdhc1_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-100000000 { + opp-hz =3D /bits/ 64 <100000000>; + required-opps =3D <&rpmpd_opp_low_svs>; + opp-peak-kBps =3D <250000 133320>; + opp-avg-kBps =3D <104000 0>; + }; + + opp-384000000 { + opp-hz =3D /bits/ 64 <384000000>; + required-opps =3D <&rpmpd_opp_nom>; + opp-peak-kBps =3D <800000 300000>; + opp-avg-kBps =3D <400000 0>; + }; + }; + }; + + qupv3_0: geniqup@4ac0000 { + compatible =3D "qcom,geni-se-qup"; + reg =3D <0x0 0x04ac0000 0x0 0x2000>; + + clocks =3D <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>, + <&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>; + clock-names =3D "m-ahb", + "s-ahb"; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + uart0: serial@4a80000 { + compatible =3D "qcom,geni-debug-uart"; + reg =3D <0x0 0x04a80000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart0_default>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + }; + + sram@c11e000 { + compatible =3D "qcom,shikra-imem", "mmio-sram"; + reg =3D <0x0 0x0c11e000 0x0 0x1000>; + ranges =3D <0x0 0x0 0x0c11e000 0x1000>; + + no-memory-wc; + + #address-cells =3D <1>; + #size-cells =3D <1>; + + pil-sram@94c { + compatible =3D "qcom,pil-reloc-info"; + reg =3D <0x94c 0xc8>; + }; + }; + + apps_smmu: iommu@c600000 { + compatible =3D "qcom,shikra-smmu-500", "qcom,smmu-500", "arm,mmu-500"; + reg =3D <0x0 0x0c600000 0x0 0x80000>; + #iommu-cells =3D <2>; + #global-interrupts =3D <1>; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + }; + + intc: interrupt-controller@f200000 { + compatible =3D "arm,gic-v3"; + reg =3D <0x0 0xf200000 0x0 0x10000>, + <0x0 0xf240000 0x0 0x80000>; + + interrupts =3D ; + + #interrupt-cells =3D <4>; + interrupt-controller; + + #redistributor-regions =3D <1>; + redistributor-stride =3D <0x0 0x20000>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + ppi-partitions { + ppi_cluster0: interrupt-partition-0 { + affinity =3D <&cpu0 &cpu1 &cpu2>; + }; + + ppi_cluster1: interrupt-partition-1 { + affinity =3D <&cpu3>; + }; + }; + }; + + apcs_glb: mailbox@f400000 { + compatible =3D "qcom,shikra-apss-shared", "qcom,sdm845-apss-shared"; + reg =3D <0x0 0x0f400000 0x0 0x1000>; + #mbox-cells =3D <1>; + }; + + watchdog@f410000 { + compatible =3D "qcom,apss-wdt-shikra", "qcom,kpss-wdt"; + reg =3D <0x0 0x0f410000 0x0 0x1000>; + interrupts =3D , + ; + clocks =3D <&sleep_clk>; + }; + + timer@f420000 { + compatible =3D "arm,armv7-timer-mem"; + reg =3D <0x0 0x0f420000 0x0 0x1000>; + + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges =3D <0x0 0x0 0x0 0x10000000>; + + frame@f421000 { + reg =3D <0x0f421000 0x1000>, + <0x0f422000 0x1000>; + frame-number =3D <0>; + interrupts =3D , + ; + }; + + frame@f423000 { + reg =3D <0x0f423000 0x1000>; + frame-number =3D <1>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f425000 { + reg =3D <0x0f425000 0x1000>; + frame-number =3D <2>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f427000 { + reg =3D <0x0f427000 0x1000>; + frame-number =3D <3>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f429000 { + reg =3D <0x0f429000 0x1000>; + frame-number =3D <4>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f42b000 { + reg =3D <0x0f42b000 0x1000>; + frame-number =3D <5>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f42d000 { + reg =3D <0x0f42d000 0x1000>; + frame-number =3D <6>; + interrupts =3D ; + status =3D "disabled"; + }; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + + interrupts =3D , + , + , + ; + }; +}; --=20 2.34.1 From nobody Fri Jun 12 00:09:59 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 290E279DA for ; Thu, 11 Jun 2026 10:10:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781172643; cv=none; b=XZjfpdGWA7EBCSpI1tHaekIHWhUO38tuUUMfc30TN41HNGZ/JO+FJtpXluZN+Ys3b7g9FYSBKaGa6EwCMFneIWwRo/Gw3qks2s8py86IIjD1myk+TzBTfMOWYJsuOstLACO/oG2PMC7YOMkuEaIiVAmfn2gJXVZMw4HmpyumSGs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781172643; c=relaxed/simple; bh=w1EEpnLR6xXq+MivEnb+PLIzt6dGl5j6KmvIWASlAcs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=rkuEmSeAXocBKco8mm9cVSCErkF0LCVtD36/VqzbgGrKKm5j2Nkpj/2b4bmeBW5t2agk+YzbUAyVaKmu/k0pirIYghXboW6v9Jdh6V6svifiZYUBsYer1cOiSe7cDg9E7qszKt6cRNIJ1F/X+s1BlLHFJ1mXgEYSRsnAG/T+TBA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=b9DAsjty; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=C4kW0Yrx; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="b9DAsjty"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="C4kW0Yrx" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 65BA0t6S304004 for ; Thu, 11 Jun 2026 10:10:41 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Bgj6PUY7ZZ+fmCMVs+mu7PkuSkqWbqfaZ9Grtyv48EA=; b=b9DAsjtyF6XGUzuh 7e/d+VvDRiKucG7gUFlZiJk+SNnSc75Y0a2QHcjklMrG62b6qUqqJjxaNABLt2PC eVM3tY1Hcordj6fmHzqA5JbH2rRDZlU5pODHDB9J9bnHzyIbAAYiMnsvCC6deVqB U/DymwsaN09FrW6lZ5R/KcNuCm5Sf+h/a/ahF+Y8Qva3hSycpUQlbgVXvOaITedi +gsfBm0hdckn+MLGOYQNdn5VOBoGXHUUOJ5LyA426nw3emKM11DEku7xhj+F8cJt zQNckpfqDgkJUeZYwLnRaFm+Sknhxw43IPdyEk+EHq+5YZxgj1VDyicAbnem2bE9 d6v2cg== Received: from mail-pg1-f199.google.com (mail-pg1-f199.google.com [209.85.215.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eqtb5g63s-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 11 Jun 2026 10:10:41 +0000 (GMT) Received: by mail-pg1-f199.google.com with SMTP id 41be03b00d2f7-c8628dc1802so4702318a12.2 for ; Thu, 11 Jun 2026 03:10:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781172640; x=1781777440; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Bgj6PUY7ZZ+fmCMVs+mu7PkuSkqWbqfaZ9Grtyv48EA=; b=C4kW0Yrx8g11DVArIKyDAna2A6pTFYZw70XE4AgFmazk7C58F6VioJNqOGrEZpW6Pv ehsKcxF2dh+OjaZhiPVuz9im3Pr0i2xVsjW8+wR48ncz4PmBU2s0V3cHJ4t8AFwNAth4 V8+N8R1XsDAsv87RlPjrqENoasq9ScN4Vr9MSCex9yNDh9q8Mi/oa88ouMk3cdGuvUNZ XbJvcXsk31F84hrqwIp+8a+Dc2nDOTpZSLPKN8bZLCvXSKtx5nHmmTMFgJJF8yKzvdhA gT8ETbkflHBJamyGXtlFQU86QrzBgGdVXS+WQyY1QFQ0gACc0vCxiiA5szlzeh29KhrB F0aQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781172640; x=1781777440; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Bgj6PUY7ZZ+fmCMVs+mu7PkuSkqWbqfaZ9Grtyv48EA=; b=FWMpfCxtHjNEmiTk8xLbq0daI9qn+/e3fnBjXCRTYovkA9xhulCy531hUKz6WdJUAG 1KgEJSdv5u5sxEks8RET9OKL4uAc/z+fUokc8RfdAiQ1zYqx+r3UEwEo3kEAzyCVzG5H WeEAR5VZtcb6YP84mNHI8mcNnPLnD5z0rjSjsrSlxwStC/viajP5jEsohronE62QG8Ig 6oTg+EwBPVjzB2mZnCTqZ5+NJ920Y9H0bg2mnQZi8aWmKWYxj/CojYyWD7WEOnyM8LRf 258ljwKVF/BoeDl7KfCAeAoOhxvcy+iI8rMm1BskQc3HL+wTh+lmVheciOYSpx2o5aW7 1OSA== X-Forwarded-Encrypted: i=1; AFNElJ+5bspo+A0XMPdUR8rg2UDbWlrK6St6FbZMryGvTv5AkIB8F9d6PrAK84DzUD3VbY6kg+tTAi274j1hNYA=@vger.kernel.org X-Gm-Message-State: AOJu0YzYlW3IpxOrFIOwFe/HOf6lTyVWsFz1YkIJXamIXAA6kE9Dtu7w AHa1EyDOxhjQv28wqNm6fKfinB4NAaTJ7c62G+d/W5cndW53Pblv5Egln6phLun9L4GR39vUnEd yYEbQyJfVD7wHR6Vk7MhoODKs/aiCJmiFd0Udjn+jF+/zLJhMse9SWySvki9g7hGAy24= X-Gm-Gg: Acq92OFyz/CQ/oMhJUiJrlED/afo0+AXUyXji0oHzpIOj/F7TskctoF/+jaa4+bYNw2 s1W/9nTL9O5YWQ7YpYOn1ah6TnTWL8h8TBwfFoxctbsYoIkYjc1waGdnqoRkIXiwH38hvtkZNTF CS3Zlk0cqgyv+r1bLLDLzI0Nx11TdQ5E+Qw7iXR0syeqT3e3oOHz1AwRNsX9M/SAo1cJv0BCjE1 Rc9I6+qe0q0CxLwpk8w3R6Q+QQ35CcF7dGj/uSSxVvEZ50PC/l1Kq/4AOAMaT9wnC7TUtc9HUrr NZ1SHYJQWj95XnLfpNR4urjgfk7dZlNlnmbbRbYU5oMByVf3WSpYWMSdYGWU4SYrtFIGVbt5uoh ObFwfepXO36XhBU2ZCanjV+wuKjU2isHdu8551yu44CXM1Bc= X-Received: by 2002:a05:6a20:2448:b0:3b4:87c0:d90 with SMTP id adf61e73a8af0-3b5e33586femr2423578637.28.1781172640038; Thu, 11 Jun 2026 03:10:40 -0700 (PDT) X-Received: by 2002:a05:6a20:2448:b0:3b4:87c0:d90 with SMTP id adf61e73a8af0-3b5e33586femr2423539637.28.1781172639553; Thu, 11 Jun 2026 03:10:39 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c865860f3d4sm1279646a12.19.2026.06.11.03.10.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Jun 2026 03:10:39 -0700 (PDT) From: Komal Bajaj Date: Thu, 11 Jun 2026 15:40:10 +0530 Subject: [PATCH v5 3/5] arm64: dts: qcom: Add Shikra CQ2390M SoM platform Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260611-shikra-dt-v5-3-103ed26a8529@oss.qualcomm.com> References: <20260611-shikra-dt-v5-0-103ed26a8529@oss.qualcomm.com> In-Reply-To: <20260611-shikra-dt-v5-0-103ed26a8529@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj , Rakesh Kota X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1781172612; l=4449; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=w1EEpnLR6xXq+MivEnb+PLIzt6dGl5j6KmvIWASlAcs=; b=8gVoS30lkuWjAWd86AnwnX/01hSYh8ATXkBrk3/U4Xsku5YpjfWMCzOehMCEqMv9m+Rd/O8b9 k0O39HTkG/NDhY/ENhEHotPjfmSjEx1HY1vGlNtpnDHdpY35PIfDSJS X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjExMDEwMSBTYWx0ZWRfXz2b7HdH1OuW3 Lzq7ea5DLB089b1rpmcIOu1A6sQo/mnSbja4AABXwBENfypt5Zmpv2B7KrVAdhlEeo6lx4jDUuJ 1FwDuajJWBYVnrOJoPhWGH7inpZPC4qoE2I9+5aeFGVbj6Ln5YHx5kpsDrbb27i0CQ4DC7eGo1b 5J1ob26SAUwvruxkQWRq7N+u7If54n9dWRufcSMAIE6c/bOmBRAIeRhdWJovA9+QcMP6EPmbhMy pgbAOsS7BtmjoO9Qn5Xr9ukSXsfePgzS6FHt9mMry7/LZTcPcOliVgVbeq4oKHGP+d7b+ptfJzK I510QVlRYDqB4qDz/GdzKhMhlSTjLDwuAPU0rS9dgWPg2N5HBSqXqRcw2XFLjdUeshl6fmoG4yA HbBzW1AkwdwzUmyPFgyyJCJr6PYtT1M6WKZPG4T14mtaznE46h7Xa23Z3urnOoII0tEPn0bC9WO pCCEX2phCEzrn94eInQ== X-Proofpoint-ORIG-GUID: fFX0T6QSWiONMRF3ErS3q-IuMhezINUj X-Proofpoint-Spam-Info: AW1haW4tMjYwNjExMDEwMSBTYWx0ZWRfX08vL0O2q4RTJ qZ2VWPqoDDhXSZkdHIdZ4Bt1P9F7bjMF4IEENvRktfpDY7Jfo0ubOq9Oiwmc/C/wMDQHh2vvsDr l+UQlarVky4/xVflWvS91LMn2cKspPA= X-Authority-Analysis: v=2.4 cv=e6g2j6p/ c=1 sm=1 tr=0 ts=6a2a89a1 cx=c_pps a=Oh5Dbbf/trHjhBongsHeRQ==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=s31jhp6hv9j5UOuNascA:9 a=QEXdDO2ut3YA:10 a=_Vgx9l1VpLgwpw_dHYaR:22 X-Proofpoint-GUID: fFX0T6QSWiONMRF3ErS3q-IuMhezINUj X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-11_02,2026-06-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 suspectscore=0 bulkscore=0 priorityscore=1501 lowpriorityscore=0 phishscore=0 clxscore=1015 impostorscore=0 adultscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606040000 definitions=main-2606110101 Add device tree include for the CQ2390M variant of the Shikra System-on-Module, a compact compute module integrating the Shikra SoC and PMIC for IoT applications, designed to mount on carrier boards. - shikra-cqm-som.dtsi: Retail SoM with modem (PM4125 and PM8005 PMIC) The DTSI includes the common shikra.dtsi, adds PM4125 and PM8005 PMIC peripheral definitions specific to this variant. Since PM8005 regulators are controlled by rpmpd, so disabling the pm8005 regulators. Co-developed-by: Rakesh Kota Signed-off-by: Rakesh Kota Signed-off-by: Komal Bajaj Reviewed-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/shikra-cqm-som.dtsi | 156 +++++++++++++++++++++++= ++++ 1 file changed, 156 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra-cqm-som.dtsi b/arch/arm64/boot= /dts/qcom/shikra-cqm-som.dtsi new file mode 100644 index 000000000000..dc3861489f64 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-cqm-som.dtsi @@ -0,0 +1,156 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include + +#include "shikra.dtsi" +#include "pm4125.dtsi" +#include "pm8005.dtsi" + +/ { + gpio-keys { + compatible =3D "gpio-keys"; + label =3D "gpio-keys"; + pinctrl-0 =3D <&vol_up_n>; + pinctrl-names =3D "default"; + + key-volume-up { + label =3D "Volume Up"; + gpios =3D <&pm4125_gpios 9 GPIO_ACTIVE_LOW>; + linux,input-type =3D <1>; + linux,code =3D ; + wakeup-source; + debounce-interval =3D <15>; + linux,can-disable; + }; + }; +}; + +&pm4125_gpios { + vol_up_n: vol-up-n-state { + pins =3D "gpio9"; + function =3D PMIC_GPIO_FUNC_NORMAL; + input-enable; + bias-pull-up; + power-source =3D <0>; + }; +}; + +&pm4125_resin { + linux,code =3D ; + + status =3D "okay"; +}; + +&pm8005_regulators { + status =3D "disabled"; +}; + +&rpm_requests { + regulators { + compatible =3D "qcom,rpm-pm2250-regulators"; + + pm4125_s2: s2 { + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1200000>; + }; + + pm4125_l3: l3 { + regulator-min-microvolt =3D <624000>; + regulator-max-microvolt =3D <650000>; + }; + + pm4125_l4: l4 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2960000>; + }; + + pm4125_l5: l5 { + regulator-min-microvolt =3D <1232000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm4125_l6: l6 { + regulator-min-microvolt =3D <788000>; + regulator-max-microvolt =3D <1050000>; + }; + + pm4125_l7: l7 { + regulator-min-microvolt =3D <664000>; + regulator-max-microvolt =3D <664000>; + }; + + pm4125_l8: l8 { + regulator-min-microvolt =3D <928000>; + regulator-max-microvolt =3D <1000000>; + }; + + pm4125_l9: l9 { + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <1000000>; + }; + + pm4125_l10: l10 { + regulator-min-microvolt =3D <1304000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm4125_l12: l12 { + regulator-min-microvolt =3D <928000>; + regulator-max-microvolt =3D <975000>; + }; + + pm4125_l13: l13 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + pm4125_l14: l14 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + pm4125_l15: l15 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + pm4125_l16: l16 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + pm4125_l17: l17 { + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3544000>; + }; + + pm4125_l18: l18 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2960000>; + }; + + pm4125_l19: l19 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2960000>; + }; + + pm4125_l20: l20 { + regulator-min-microvolt =3D <2952000>; + regulator-max-microvolt =3D <2952000>; + }; + + pm4125_l21: l21 { + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3056000>; + }; + + pm4125_l22: l22 { + regulator-min-microvolt =3D <3304000>; + regulator-max-microvolt =3D <3304000>; + }; + }; +}; --=20 2.34.1 From nobody Fri Jun 12 00:09:59 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B59EB2D7386 for ; Thu, 11 Jun 2026 10:10:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781172649; cv=none; b=MhsB9AkXH1b0oDAveQOe6jgCZJ25tF6Sk5GGSIbsBtnXNQcB01VaEUHICLVwhIJfTblZYeMWCbRhZSlGGIlR+fXeBDhjfGmUXm67pQXCgTp/JtLyKrBBITPoxTlsM+K5HOt28y/gq36X31h7BJBJcgL3tO6hlHXnU4cvy0oneoU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781172649; c=relaxed/simple; bh=ODfMe8YwpE9zm6WOKy1yvRuBsZs9KnzIUkMMO4tFT3E=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=YD+6t4lOhJZ3BPtgzqKGdeNWXPGfqOxTZmq6bCG9o50O5zeGXaUfkcDL6EdHNusXBdzz7fjaD73PneOh/PUDxmi91fnqdMujyDUZdVoI7ENFD12u/kdQQVTFW4RSMu8FsYOBXzmtX3tDcbZ5E/DOL/LlHwWkVETrq+8jpfwE+io= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=EoOO/R5R; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=kf87Ohn+; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="EoOO/R5R"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="kf87Ohn+" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 65BA05Je318976 for ; Thu, 11 Jun 2026 10:10:46 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= IlhEybdLwbReB9UAd0lx67zdA/XyQhjGmwbRzt5Ttzg=; b=EoOO/R5RnvBtfg1n QXzYmMvB027F4rAa5DkSbBDUMbliK3XkfpH/do0Ke112SQyqpw9dBj88gDpGT9RH W4PfDb8/Lopd3C+cRyx6ypfNkfknhyVPIoysu1kOtNJyd3YeSP0GnrHSgweH+VW6 ZgnfyQ0uXTl1B/xiC5iopePT4kjcWVEIPoZa6wR0dB1Ye+ydb1lO6/rN/xTkEEL5 Z07XbTkoEDGFddR0fDqCBrM6szDbq38WngiljN/LgGbVuzBX83bcbprDXry/eh+e ygo8XRmDoHPofMGhuNlG1AFhmunoCXOmt2FwH/YYBb7CnTIQpAJlTkjy6gNRfgJm 2G4ehw== Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eqe6sjwyc-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 11 Jun 2026 10:10:46 +0000 (GMT) Received: by mail-pg1-f200.google.com with SMTP id 41be03b00d2f7-c859d79c10eso7795154a12.0 for ; Thu, 11 Jun 2026 03:10:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781172645; x=1781777445; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=IlhEybdLwbReB9UAd0lx67zdA/XyQhjGmwbRzt5Ttzg=; b=kf87Ohn+aBD/RLlj/WD0Your/Hfd7uUrRwH4+qmNy/3rYYFVKtkQXlU1EINHP1pHp4 h45kDHz/Hx1wjRTRz4kwWbvXzAMJsLuUx7Ikkf6pkVkaiew9Smij1DqP2OibTs8dabwz v21CPyBaUPD41Vi8bIe3Kbj/0o7Rrwb4h3GiZHETkqBaMMfyGdryXJlgG5+JEX8IeQtW hwLQxO+Rp2LzLaVGH9IEJAq2snud6foRYCRWRAtAYPe4BcsOVoA1JkFZu4/dOAbnb2e1 swBez4mWt1cfoE+oS8lKOHSrrIcANMBtVXX3sgRoOU9P58rHkZq9YyY88K6wOaT8WfBk LTPg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781172645; x=1781777445; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=IlhEybdLwbReB9UAd0lx67zdA/XyQhjGmwbRzt5Ttzg=; b=qVBoj9gf3MX0FyPGyeUgt6NcJqjD5BFcIgg5NXyl+JX2V6iezJOrcX5b47DimoyZFy 4osBVksTJEZsY89GYKUFuXDc2rcM+Y6IpZmnJMV0QBovjhV1lb7PrXyK36kSuohFAlT+ Ji0xYCRU569ykD9zRDMisYnNagcTc9X8aXlYFZIwVA6AOXoGIQ0yXUOGDDPmPtUlV92/ Qn5KOiWgoOXVeaJz+/UICNKQGJhcQ6t8BEvycAV25NwHlScPQpSasxzgaA8V8ODQfKbS w/FJrkoRgfSx+CuBgXVLjyyTktopEwoCCwEUo88pz0l5GeNB9CYNJqwSMNk117UnkosI +Z8w== X-Forwarded-Encrypted: i=1; AFNElJ8r82Xe5XoV4JdGwif1Vlt1qzPBCGRrX5NSaddYOat53TFchAcv1/+j8R6aW1683Za8RBpsdEmXWlC8Bz0=@vger.kernel.org X-Gm-Message-State: AOJu0YxgtURfJ5uD2PJnMpqYJyTpOHvduV0Z60B/ACqKPAtlz20nxgp3 KYTTyIb8ajn+yfKXiHkaZ6Ecv4h3AUc+HcpSzRcGji7Hj9ns5Fj0dvi6YUPTi6+03slHNUht15z V6Pg+UvOQh6XSCp8bVsnJVDYmpW95V/DC867ecqzk5YL5fl0OD0OHY68x8VGqn1BPZdg= X-Gm-Gg: Acq92OH1BhROSlA+PX7Qm/TYhxIgukrS+BbWzFJwly8yPJbA+5uxOKiX1SVu5l/jfd0 ntszHmPNzzoFsCyt/q0UoWOJ8ShaUiYIOz1i5XAl8g+KJQig+aeOtmZmnaeBeMK3rDmepkeT+oH pQDiSfV7Mz94QGUiUciGyeZHZWUDMV1N5pD+OShZP+lh92d6PgE/MPPUixI0LEtXudNFxuLv3zS oqtCopaccYNnqPUCAzg88amlKTufRj4U28TxzOw5A4zdwP/X+mdeyLejZI7LUsswysZAPbcg9hW 2eNG3gOEQ/B2cy4yfyqCz1w56A9pn0jjuEw7xsjwK+ibs95Yw+6OfvVLKSo+hZj2xl51XI3L7+3 18qpECYM58pAr7sdZ5Gz+7aioJG05yJtIPhncjr/GK4U2kdc= X-Received: by 2002:a05:6a20:9f46:b0:398:89b6:1b41 with SMTP id adf61e73a8af0-3b5e33a3a05mr2479875637.32.1781172645530; Thu, 11 Jun 2026 03:10:45 -0700 (PDT) X-Received: by 2002:a05:6a20:9f46:b0:398:89b6:1b41 with SMTP id adf61e73a8af0-3b5e33a3a05mr2479842637.32.1781172645121; Thu, 11 Jun 2026 03:10:45 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c865860f3d4sm1279646a12.19.2026.06.11.03.10.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Jun 2026 03:10:44 -0700 (PDT) From: Komal Bajaj Date: Thu, 11 Jun 2026 15:40:11 +0530 Subject: [PATCH v5 4/5] arm64: dts: qcom: Add Shikra IQ2390S SoM platform Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260611-shikra-dt-v5-4-103ed26a8529@oss.qualcomm.com> References: <20260611-shikra-dt-v5-0-103ed26a8529@oss.qualcomm.com> In-Reply-To: <20260611-shikra-dt-v5-0-103ed26a8529@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1781172612; l=4539; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=ODfMe8YwpE9zm6WOKy1yvRuBsZs9KnzIUkMMO4tFT3E=; b=H7Hx3kKkmjdEfTng4u6WtvNRij8kmTccmMfcIe9Mwde5R36N4hRU22QeBBeGc05uBLniO8l3D h0jkcbjNRvFCYME/XH8xkIvBxqrSVfBSJzzRrwVcKafu00YSsnL/F/m X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-GUID: ANN1J0qANnDhsW28C80bc5Jxr4e39kjU X-Proofpoint-Spam-Info: AW1haW4tMjYwNjExMDEwMSBTYWx0ZWRfX1AO0y9wH59Ka 9utxtXJazF5b27yb8xNGBXESVaNkbxLIZas9fRzMuR8Yr9ohJBysTE++GL16h7W940Ir3bxZz64 Nd5BN/V3muIPopz9wIFNNrhBjYyYh/w= X-Proofpoint-ORIG-GUID: ANN1J0qANnDhsW28C80bc5Jxr4e39kjU X-Authority-Analysis: v=2.4 cv=Kux9H2WN c=1 sm=1 tr=0 ts=6a2a89a6 cx=c_pps a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=IZjsGcCFCfEoDLf82CEA:9 a=QEXdDO2ut3YA:10 a=3WC7DwWrALyhR5TkjVHa:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjExMDEwMSBTYWx0ZWRfX29qNb+vlxLeR VTyxE7lsJNTiz2CDiVzV6jry/aREj1IydPDkHMVJsHwckBxM8T5VxY5DNd4nvuwDwKy4Y/OO4on 5uLZowLv4fASG29MC5m5qo66azqOKZ7W/49g1n5eYSBsTsWjxpJPKYbLrdHdCfTC/V/s4w9bkvJ /UAzzTqjh6vqvzrp7+ogigEykn9p//5uS+vaUU2fGj+n2Q/+6hMTEqsUfhp7gayR03Ckhbzgy25 TloeMogY0y73AKY24xWn7I2SvmwhRKdhLJZjTVaRbjj+KVwi9JlcX02hI6oOwp5p9BmkeLJiu4r 468/9SlzpTiRmOb+ZJx6e12ZEcqc9266g121otcznA+SxPa6vmgVtycxoyjGDq0K4IXvZnCVGyH Ek2/hbxh2NNDX45U2VmJu6pvjPbj5kbOHpZnrHrqqjLlnaSjFmg+2QY9Ofz+V2psNY0QfpaDAhe MFbtZ8UKHim7cJ4bfAw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-11_02,2026-06-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 malwarescore=0 phishscore=0 spamscore=0 bulkscore=0 clxscore=1015 suspectscore=0 lowpriorityscore=0 priorityscore=1501 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606040000 definitions=main-2606110101 Add device tree include for the IQ2390S variant of the Shikra System-on-Module, an industrial compute module integrating the Shikra SoC and PMIC for industrial IoT applications, designed to mount on carrier boards. - shikra-iqs-som.dtsi: Industrial SoM without modem (PM8150 PMIC) The DTSI includes the common shikra.dtsi and adds PM8150 PMIC regulator definitions specific to this variant. Signed-off-by: Komal Bajaj Reviewed-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/shikra-iqs-som.dtsi | 170 +++++++++++++++++++++++= ++++ 1 file changed, 170 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra-iqs-som.dtsi b/arch/arm64/boot= /dts/qcom/shikra-iqs-som.dtsi new file mode 100644 index 000000000000..73945bf42112 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-iqs-som.dtsi @@ -0,0 +1,170 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include + +#include "shikra.dtsi" +#include "pm8150.dtsi" + +/ { + gpio-key { + compatible =3D "gpio-keys"; + label =3D "gpio-keys"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vol_up_n>; + + key-volume-up { + label =3D "Volume Up"; + gpios =3D <&pm8150_gpios 6 GPIO_ACTIVE_LOW>; + linux,input-type =3D <1>; + linux,code =3D ; + wakeup-source; + debounce-interval =3D <15>; + linux,can-disable; + }; + }; +}; + +&pm8150_gpios { + vol_up_n: vol-up-n-state { + pins =3D "gpio6"; + function =3D PMIC_GPIO_FUNC_NORMAL; + input-enable; + bias-pull-up; + power-source =3D <0>; + }; + +}; + +&pon_pwrkey { + status =3D "okay"; +}; + +&pon_resin { + linux,code =3D ; + status =3D "okay"; +}; + +&rpm_requests { + regulators { + compatible =3D "qcom,rpm-pm8150-regulators"; + + pm8150_s4: s4 { + regulator-min-microvolt =3D <1080000>; + regulator-max-microvolt =3D <2040000>; + }; + + pm8150_s5: s5 { + regulator-min-microvolt =3D <1574000>; + regulator-max-microvolt =3D <2040000>; + }; + + pm8150_s6: s6 { + regulator-min-microvolt =3D <382000>; + regulator-max-microvolt =3D <1352000>; + }; + + pm8150_s7: s7 { + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1200000>; + }; + + pm8150_s8: s8 { + regulator-min-microvolt =3D <570000>; + regulator-max-microvolt =3D <650000>; + }; + + pm8150_l1: l1 { + regulator-min-microvolt =3D <312000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm8150_l2: l2 { + regulator-min-microvolt =3D <1650000>; + regulator-max-microvolt =3D <3300000>; + }; + + pm8150_l3: l3 { + regulator-min-microvolt =3D <312000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm8150_l4: l4 { + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <975000>; + }; + + pm8150_l5: l5 { + regulator-min-microvolt =3D <788000>; + regulator-max-microvolt =3D <1050000>; + }; + + pm8150_l6: l6 { + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <1000000>; + }; + + pm8150_l7: l7 { + regulator-min-microvolt =3D <1504000>; + regulator-max-microvolt =3D <2000000>; + }; + + pm8150_l8: l8 { + regulator-min-microvolt =3D <1150000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm8150_l9: l9 { + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <1000000>; + }; + + pm8150_l10: l10 { + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + }; + + pm8150_l11: l11 { + regulator-min-microvolt =3D <1100000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm8150_l12: l12 { + regulator-min-microvolt =3D <1650000>; + regulator-max-microvolt =3D <1950000>; + }; + + pm8150_l13: l13 { + regulator-min-microvolt =3D <2921000>; + regulator-max-microvolt =3D <3230000>; + }; + + pm8150_l14: l14 { + regulator-min-microvolt =3D <1700000>; + regulator-max-microvolt =3D <1910000>; + }; + + pm8150_l15: l15 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1900000>; + }; + + pm8150_l16: l16 { + regulator-min-microvolt =3D <1504000>; + regulator-max-microvolt =3D <3544000>; + }; + + pm8150_l17: l17 { + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + }; + + pm8150_l18: l18 { + regulator-min-microvolt =3D <400000>; + regulator-max-microvolt =3D <728000>; + }; + }; +}; --=20 2.34.1 From nobody Fri Jun 12 00:09:59 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F2D213CAE8F for ; Thu, 11 Jun 2026 10:10:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781172657; cv=none; b=ZWx5szii+Kl+65oRdci/mvELixkXMmdwEE6IirX5dmiDmoIchlg4WGLC6L1lT7s7GFE07Hi0FwuRdUgU7VOzleexa6QAgZ7UyAj0yfSW1Ux2Xz6s9lsV2nkrO/WfhAxxhmckLvFo83/XxTm6JVb/yfibwhRE+Cs7Dr4VvzHmKn8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781172657; c=relaxed/simple; bh=ZxjX8+A6FBTaecjdAORo5qujDJsZbUaBlBdXJEaxCxI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=CpyqybnTpISU6Ir6/6tdY22r644r+M/d/7WZqSFGSA+S2Fsm1lF4uO6taD6Inuj8wEDifPB6fjqgOCKUad/+AtQQAWDYjE2XOZPk8wd3ex33WuMKrTwsB35sQAfQFd5xrKtEyO41raNqUfBQMTybqNVhHIl7hwjFO+ReQw70fTw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=VgJ5Dp0P; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=aEKBFhY9; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="VgJ5Dp0P"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="aEKBFhY9" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 65B9xIsS284146 for ; Thu, 11 Jun 2026 10:10:54 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 7Rwc4/nWVfH6Sf7XgvmXET5o5hcWse/f6GCS8/S4cFE=; b=VgJ5Dp0Py87l+223 coHdghLh+dO8NRPwaliGPbk7YoYD6yDxs8kwdbOjb9jFIC+yzdXAKpwhtGi/XfxT 0B70pPhq0J5p7zTYlN/Bq3GRBCAR8jjZZD7Usa4UIIe20ybNGXiZxvoUpBudaRto ZQ4FPwGiAvytNeLv/IGM55tdbLWqioS0zq2FDGwSuBf7eXGLQAUedoxiweNXBBFX jw6Et7Lj6OyJLsCqpWL1zHuldmt3o44snj/zSEZUEWbZgHr7haa3IsSZ7unNDPM3 ooRzbQr/jwTOJNvSTm6Zhe3kDtdutoRNOeUybdVzgpm2IPM00LmWioj9p7VsBWdZ y5wGxQ== Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eqe6tjwbf-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 11 Jun 2026 10:10:54 +0000 (GMT) Received: by mail-pg1-f200.google.com with SMTP id 41be03b00d2f7-c85a2bf5388so4222799a12.1 for ; Thu, 11 Jun 2026 03:10:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781172653; x=1781777453; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=7Rwc4/nWVfH6Sf7XgvmXET5o5hcWse/f6GCS8/S4cFE=; b=aEKBFhY9HrAOVQ5j+F89vGJ2V3LOWeWuKW6kfsUqpBn5jknrT+yv7vBQyxkdSRJEq+ mcB9FQZ1KgXg6opQyTZ48/jc7RiE0mwCq7hpQBuGODC1QHcs27r+CcnPVe6lGMXFYo3U moetKYlHUkf9MXR0PhvMRPgLm7kitRh7fDFL0T+a4AWfbNuyeZrQ1twuJvNAgq1LVgx0 mxLb6kJxAeTV6JWgztvngt8O4h7YLy+gWrEwGtywzRQF45QO5IsKgN1XxdoItOmWjkcQ nDRwt4hFhEv1Aue0vPc0iyty43GF3IWOyYzxh6aUAGBxRY0zxE5yuGxH+CQni5cb9COw Q87g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781172653; x=1781777453; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=7Rwc4/nWVfH6Sf7XgvmXET5o5hcWse/f6GCS8/S4cFE=; b=owYljF75V/36jWxYvqFnzTLd6OZKaEHZPJjWe1VAOvWkeAraannRM36Z5jEG1bajBv B7YoM5bxo2izcQvQlsCOW24uNtgFmv4pDEyAhCKzWHfw+0WPcoQB8s7pBsgNNg0dtN2V ZxNOFGCTcp9i0hmZn42mbQcGxw8J+ohgSNr098ex5+6X/22zBYJ42Ghwu51mwxO4dnHf ZQReXb5x5nTaFFX10Eu5ot+I0zjwuppvuavB/nBIbJtw87KxL84D6yoHp9o9DHAPmvJm lD3SU9nilI0GJGssGsLTbNJmoc6BYDT5cyF6M5n91OSQqlkgfOO1BANtiQ0R/KiOr5nw dePQ== X-Forwarded-Encrypted: i=1; AFNElJ/qxmirxuPtNGD/aDXMUCi13k8naALa1pUOM8cI1Yny1C4VUnP93MSLeSO5/IxTDaeSY6maxDFgXLnGUY4=@vger.kernel.org X-Gm-Message-State: AOJu0YzQAVs6Idt+TK9YwNArrhLQMSXexPwUFJNfx4KWtG5BcMnfc+fj +GrzCPjEtiy7jt0GkAmcFq/eruqZxMIqBjh5fQVd0kufTvFSitWadxU9jrr+obQs7K8cBdf7H1w MBfK00iuyO12RLEa0OiGogmpbajDKpRXCR1gVrPbQfMF5gha90OlDWEwBqToHu6Mh8M0= X-Gm-Gg: Acq92OE39GZDejtATYy+Iw+cMLUGifyShmGcyLkApPITOYKWBcw4oyh6DSwdNElderd Q4ra/w8Kph/xTEZNRIfbA2Htt842+VVPDFMFpfPJ/tGJlFazhoDPGAg76hAW2wdrM9CRgBfpZ3v 8DEcPywO2zxCcm2xVtShn/CGG/meWu0oN72/lqnCRgxFGzhWsmdu4099YiPHbo94ndBydrtG22w aERJH1zb35+jjWX1M3nEWbJLhPnSEdQ1D2KvbKVcS8/nD5213wzP0yqbVnHFSWXYAYecVkD5eSN xBPRpfcl8brzqR/qkVzf7jXBPXacCWwsYNmzHj7YmT5+coYULHVquxpw5ykjH/ri/bKkTn4LrGT ofznFAppGwq+Cxy+Hpwcp8aln/UUO+jmJdbbqhRjPJndV5ic= X-Received: by 2002:a05:6a21:1518:b0:3b4:84c5:45d0 with SMTP id adf61e73a8af0-3b5e33223camr2350027637.27.1781172653309; Thu, 11 Jun 2026 03:10:53 -0700 (PDT) X-Received: by 2002:a05:6a21:1518:b0:3b4:84c5:45d0 with SMTP id adf61e73a8af0-3b5e33223camr2349962637.27.1781172652791; Thu, 11 Jun 2026 03:10:52 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c865860f3d4sm1279646a12.19.2026.06.11.03.10.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Jun 2026 03:10:52 -0700 (PDT) From: Komal Bajaj Date: Thu, 11 Jun 2026 15:40:12 +0530 Subject: [PATCH v5 5/5] arm64: dts: qcom: Add Shikra EVK boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260611-shikra-dt-v5-5-103ed26a8529@oss.qualcomm.com> References: <20260611-shikra-dt-v5-0-103ed26a8529@oss.qualcomm.com> In-Reply-To: <20260611-shikra-dt-v5-0-103ed26a8529@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj , Imran Shaik , Monish Chunara , Rakesh Kota , Raviteja Laggyshetty , Sneh Mankad , Vishnu Santhosh , Xueyao An , Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1781172612; l=6252; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=ZxjX8+A6FBTaecjdAORo5qujDJsZbUaBlBdXJEaxCxI=; b=i6ezhM3kDydHfFKwZRjxlvfzeFVgqv/nHdE7z7Xbqsm0UzA5/G71aAoSYcFuZAxM/ytH995VY 0rGI3J9OP2EDrTOlhDj/5lXLt6RQD1OO9RDv7b/D02zAvsMt4JA4ZzW X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjExMDEwMSBTYWx0ZWRfX4XP0VJuakL23 WR3p8G+dA+zRVfxG+T0Sh+e6Jy+25wy70heB8n+VmdOKoK9c5WEUm1wBsjkxbSVSpi3T5NtMBOz 5t1AUTLrM1JbCLCFyKi/ax/jcdHAKwKcUine+miH5Mv1ahNdtex+428JHbVU2QhlkDiz34p8mWz 6HBSLZ3yb3H6nUPcxZTjPyWmxTDxP4b5E9lH8bTSXWjKzM1pHVAruTgbo4YWjqfpRWwMNm8sUfI dJzmPIdSSL/Z78D/8ptgdeaY9YfDDLUa3FGHAlzkX92nyfAzALZyDyEsOldnL97eP+SblpmyLja SEVFicaJJET4AUMIssVMAkblqSqJc/wtoHstCAK+no1Bmuk0quEDjlQ5kXlN+Opn3zPDOLphVN8 Ea17BnHLtcIhryHfjHiFxUurrn3MSzL2iePowOrDwELnbw0/lNowyJhy7aVxsBTFnPLkZpa+JWh YQkkkl8RsZTj4FxM4Sg== X-Proofpoint-Spam-Info: AW1haW4tMjYwNjExMDEwMSBTYWx0ZWRfX0iXisfirCWXW EFh59vyXgBlZFvpMC7X4GTjYeD6LrflbkXjUdFMa4nCM40oGUXFkXt/BxTCKmMXP9jgq64GbRsB hWat/SNhZoxseu8wVvEr4u5HTzKDCA8= X-Authority-Analysis: v=2.4 cv=AaiB2XXG c=1 sm=1 tr=0 ts=6a2a89ae cx=c_pps a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=TizygBHPM-tQ0bhc_XQA:9 a=QEXdDO2ut3YA:10 a=3WC7DwWrALyhR5TkjVHa:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: lma1veY-d2zko4EUFW0OxaA2mBCzZoEn X-Proofpoint-GUID: lma1veY-d2zko4EUFW0OxaA2mBCzZoEn X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-11_02,2026-06-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 phishscore=0 impostorscore=0 priorityscore=1501 bulkscore=0 clxscore=1015 adultscore=0 suspectscore=0 lowpriorityscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606040000 definitions=main-2606110101 Add device trees for the Shikra EVK platform, which combines each of Shikra SoM variant with a common carrier board. Three EVK boards are introduced: - shikra-cqm-evk.dts: pairs with CQ2390M SoM (retail, with modem) - shikra-cqs-evk.dts: pairs with CQ2390S SoM (retail, without modem) - shikra-iqs-evk.dts: pairs with IQ2390S SoM (industrial, without modem) Also add shikra-evk.dtsi, it represents the common carrier-board and daughter-card configuration shared across all Shikra EVK variants. Co-developed-by: Imran Shaik Signed-off-by: Imran Shaik Co-developed-by: Monish Chunara Signed-off-by: Monish Chunara Co-developed-by: Rakesh Kota Signed-off-by: Rakesh Kota Co-developed-by: Raviteja Laggyshetty Signed-off-by: Raviteja Laggyshetty Co-developed-by: Sneh Mankad Signed-off-by: Sneh Mankad Co-developed-by: Vishnu Santhosh Signed-off-by: Vishnu Santhosh Co-developed-by: Xueyao An Signed-off-by: Xueyao An Reviewed-by: Konrad Dybcio Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/Makefile | 3 +++ arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts | 40 +++++++++++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts | 40 +++++++++++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/shikra-evk.dtsi | 15 +++++++++++ arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts | 40 +++++++++++++++++++++++++= ++++ 5 files changed, 138 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 6f33c4e2f09c..a9e9d829fb96 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -334,6 +334,9 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D sdm850-huawei-matebook-e-2= 019.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sdm850-lenovo-yoga-c630.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sdm850-samsung-w737.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sdx75-idp.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D shikra-cqm-evk.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D shikra-cqs-evk.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D shikra-iqs-evk.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm4250-oneplus-billie2.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm4450-qrd.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm6115-fxtec-pro1x.dtb diff --git a/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqm-evk.dts new file mode 100644 index 000000000000..0a52ab9b7a4c --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts @@ -0,0 +1,40 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include "shikra-cqm-som.dtsi" +#include "shikra-evk.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. Shikra CQM EVK"; + compatible =3D "qcom,shikra-cqm-evk", "qcom,shikra-cqm-som", "qcom,shikra= "; + chassis-type =3D "embedded"; + + aliases { + mmc0 =3D &sdhc_1; + serial0 =3D &uart0; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; +}; + +&sdhc_1 { + vmmc-supply =3D <&pm4125_l20>; + vqmmc-supply =3D <&pm4125_l14>; + + pinctrl-0 =3D <&sdc1_state_on>; + pinctrl-1 =3D <&sdc1_state_off>; + pinctrl-names =3D "default", "sleep"; + + non-removable; + supports-cqe; + no-sdio; + no-sd; + + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqs-evk.dts new file mode 100644 index 000000000000..b3f19a64d7ae --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts @@ -0,0 +1,40 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include "shikra-cqm-som.dtsi" +#include "shikra-evk.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. Shikra CQS EVK"; + compatible =3D "qcom,shikra-cqs-evk", "qcom,shikra-cqs-som", "qcom,shikra= "; + chassis-type =3D "embedded"; + + aliases { + mmc0 =3D &sdhc_1; + serial0 =3D &uart0; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; +}; + +&sdhc_1 { + vmmc-supply =3D <&pm4125_l20>; + vqmmc-supply =3D <&pm4125_l14>; + + pinctrl-0 =3D <&sdc1_state_on>; + pinctrl-1 =3D <&sdc1_state_off>; + pinctrl-names =3D "default", "sleep"; + + non-removable; + supports-cqe; + no-sdio; + no-sd; + + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/qcom/shikra-evk.dtsi b/arch/arm64/boot/dts= /qcom/shikra-evk.dtsi new file mode 100644 index 000000000000..d0c48bad704c --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-evk.dtsi @@ -0,0 +1,15 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +&qupv3_0 { + firmware-name =3D "qcom/shikra/qupv3fw.elf"; + + status =3D "okay"; +}; + +&uart0 { + status =3D "okay"; +}; + diff --git a/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-iqs-evk.dts new file mode 100644 index 000000000000..3003a47bd759 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts @@ -0,0 +1,40 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include "shikra-iqs-som.dtsi" +#include "shikra-evk.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. Shikra IQS EVK"; + compatible =3D "qcom,shikra-iqs-evk", "qcom,shikra-iqs-som", "qcom,shikra= "; + chassis-type =3D "embedded"; + + aliases { + mmc0 =3D &sdhc_1; + serial0 =3D &uart0; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; +}; + +&sdhc_1 { + vmmc-supply =3D <&pm8150_l17>; + vqmmc-supply =3D <&pm8150_s4>; + + pinctrl-0 =3D <&sdc1_state_on>; + pinctrl-1 =3D <&sdc1_state_off>; + pinctrl-names =3D "default", "sleep"; + + non-removable; + supports-cqe; + no-sdio; + no-sd; + + status =3D "okay"; +}; --=20 2.34.1