From nobody Fri Jun 12 22:47:17 2026 Received: from mail-pg1-f177.google.com (mail-pg1-f177.google.com [209.85.215.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5419B33F38E for ; Wed, 10 Jun 2026 03:04:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781060663; cv=none; b=TfwVf3gHCfqhz6C15LTzgaBrpx+sq3xJyQk2AnlLebtoNxBnoXNw7E4BQGX645hloYEQEafqyTt4BfKvig2883OCXM9tcGQ9Pb2ucS+qak3UmDq3b3bFNjnlrE+XI+3eX+2QBSwKsr+OhTXhnNs2BA7a1aD1cIRN91ac1xxuLF8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781060663; c=relaxed/simple; bh=j6TERrnebUEQt6LyebRQ5rWCD1wXS7acJa0BJlTn7vE=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=YzDfnJwAhWYLMFbOOl3ZmTsHHmNx07EroIaKvumVHaCYNzIRWl7H/3ttFlEefsi/hivtZz6PqSGFE14We+w/dQTmJEW8oEwIpVHFp1BCIUfDU0GizT6H1hyaJZ0RG/zB6FQfB+BW8SpZv8gExYKmxNT5kFGxhKVnOxdyIvHZ+1Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ZSkpS3+m; arc=none smtp.client-ip=209.85.215.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZSkpS3+m" Received: by mail-pg1-f177.google.com with SMTP id 41be03b00d2f7-c85a2c012e5so2222996a12.1 for ; Tue, 09 Jun 2026 20:04:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1781060661; x=1781665461; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=aX/h3JPBtDP5eEo8S5UCA3kPcg5M0Mv68w4Fd4D5N/M=; b=ZSkpS3+mMw27AfXMxIsnecuPsO+B2+vSUWFkDTKXBrYXnovbQR1YYq63txsYVeTkyW ke7gyZLKkyZ1xXOHmRIMb3MsZBrXklzoFoToYE8/LZ7BbEYMocM1DPPIJv+xnmAGryzC uL1pa2+ZFAXf/IqNei+QdCMFcZ+SF6JIBJM8ZsMt1DC058tWQX9B5X0FUi5qDx2P4BNl /hHWDXy59CRebaLOi6PX4dChkFYJqOE4DTSW3+ophj8zmP4gesLUtUVcv45KFYVFAFGu YDouwpw9r7VRdT4xJrExRdnvKvNB4fcKTI3Jsqz2kv9ZcBYpSnF9FftPQJVq5JNCk32n onbQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781060661; x=1781665461; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=aX/h3JPBtDP5eEo8S5UCA3kPcg5M0Mv68w4Fd4D5N/M=; b=c19y7R5hCTQXgwbHYKsFbCGrdJNILwZlBbnrfEBjUL2QCy5UyEHZp2YoT5LVCRv/SB pD+3IIXhFobr4BRHeLo+eEYiMJ/3ncf4p/ja9negWyq6IzX2+7IA5BjNwb4t6kgNKMUh lB0FA7hw8EzGD8rRnB4gFuzygjkeFNhYNtOMYmYMYNJ8Gc0b59CuFgbtDbuV0fhGHPkP ZXv1grSFrB+9kC41hGFplmERonX1v6i862yzdDZ2s8AB0mRUx9WqHNQfdzFRLrlKDp8d 5yAWxBuaJaM3G53dQj/n5GPLVxu1JMmGWUS5jSCv1TxmVItMiZGZX8GAQgvITPe9HoO9 4Emw== X-Forwarded-Encrypted: i=1; AFNElJ/twsDmiLiM1Tv8+iw9wfN1+AEOx+C1pPG3tW6HmlX3ynMsXaM0JKMOFK7X7AmIO2QKFCCD26Fa+zxg9HY=@vger.kernel.org X-Gm-Message-State: AOJu0Yyv5qNAvl90FyV/eL5v+3CDQIcdWa84WhpJwlX9JwR85RCT3sdJ Ln8BBngwsalNgVConXlK8EuvYrZJ3lIukMsvCsIlD2AlUyPpaRIub2Vh X-Gm-Gg: Acq92OEEGuuXF7T9MOq4l72pYgR3jJKaFk2ghB0deTFLnbwzPi5bNqSpE3TnkClRruX AS9jNvySADYfADJwruRfjHpyBbz2uLjK4nt+aDR4BIxECR1uNnnjuMDACsmqffOZaRC3gRprNQI quUE96cVj9K1hjjQROnzdlV3dMlezTRVNI9z1DO7KRTFkEsI+vFnLHE0ZV/auK8O/9RabGx02fs Z4KBAjsTAJYMeFf/lt32DUcL6ygl5yfruOHCDkGPbzfV5atYg/eizlts9Dc5BI+3zTpcnEmQHkh hfG2CqBAHO/Re85a1cOJ5qZocNeOYJQDD3XbEthFwIiRDerhtOSdpF/GeA2Gpb9MH7rQ1GtoM/C lUvDmgMOFNDJSlPX0jEPqdr0WIOBlmBM6f4z4uhom01uY6cjWFVv2ZSpJECPeFV0mM7/JtmwlxO Gbg69RisQ1J1M8YvSBfXud9PlHoPW6c3cKsLg/SyLv9gq48EEaeLFJ1r8JoHk6FrE/YgKaLi3mS tWUwcCFdGSXSK1M0zRO X-Received: by 2002:a05:6a20:d524:b0:3b4:88e7:87c7 with SMTP id adf61e73a8af0-3b53bc648aemr7501936637.17.1781060661587; Tue, 09 Jun 2026 20:04:21 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c85df0a61b3sm19927082a12.17.2026.06.09.20.04.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jun 2026 20:04:20 -0700 (PDT) From: Zi-Yu Chen To: Andi Shyti Cc: Jacky Huang , Shan-Chun Hung , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Zi-Yu Chen , Krzysztof Kozlowski Subject: [PATCH v4 1/3] dt-bindings: i2c: nuvoton,ma35d1-i2c: Add MA35D1 I2C controller Date: Wed, 10 Jun 2026 11:02:06 +0800 Message-Id: <20260610030208.2020275-2-zychennvt@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260610030208.2020275-1-zychennvt@gmail.com> References: <20260610030208.2020275-1-zychennvt@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add device tree binding documentation for the I2C controller found in the Nuvoton MA35D1 SoC. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Zi-Yu Chen --- .../bindings/i2c/nuvoton,ma35d1-i2c.yaml | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 Documentation/devicetree/bindings/i2c/nuvoton,ma35d1-i2= c.yaml diff --git a/Documentation/devicetree/bindings/i2c/nuvoton,ma35d1-i2c.yaml = b/Documentation/devicetree/bindings/i2c/nuvoton,ma35d1-i2c.yaml new file mode 100644 index 000000000000..f2c004049d86 --- /dev/null +++ b/Documentation/devicetree/bindings/i2c/nuvoton,ma35d1-i2c.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/i2c/nuvoton,ma35d1-i2c.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Nuvoton MA35D1 I2C Controller + +maintainers: + - Zi-Yu Chen + +description: + The Nuvoton MA35D1 I2C controller supports controller and optional targe= t mode. + +allOf: + - $ref: /schemas/i2c/i2c-controller.yaml# + +properties: + compatible: + const: nuvoton,ma35d1-i2c + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-frequency: + description: + Desired I2C bus clock frequency in Hz. The absence of this property + indicates the default frequency 100 kHz. + + resets: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + - clocks + - resets + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + + i2c0: i2c@40800000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x40800000 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C0_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C0>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; --=20 2.34.1 From nobody Fri Jun 12 22:47:17 2026 Received: from mail-pf1-f182.google.com (mail-pf1-f182.google.com [209.85.210.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C953533EB10 for ; Wed, 10 Jun 2026 03:04:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781060669; cv=none; b=OmnziQq3r9v3lwJcUon0H3EltTSDiSndjgICEjYww6x3cNfNrVG1hFb6mp3d3HCQazuoci6k4cVRf4NfrnT22wZDycqirK9JWEAyvymSDpWpGxMpYX2cydJ6W0HTKH1bEkArE7f9eqQlEuvlPosuw+SPd6onMIkFzp9NRVZw6UA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781060669; c=relaxed/simple; bh=yCL6MBzE7Dl/5EbAPIFF4LGA9zZhCccJ8X4uijmiQ/U=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=gsLp+uoHnFvTtAN9XrQ46cxBoEhQVFrP5qFz/Uo3Jcf73QDKjDAO2qReXjPNR8OhrccMPis4sdh8BD9DwsR5mLhAWPHb4gFbGH+fnb2a6Mhg//w/tUNOzeaI1KYGIMA8gQhNYmCU/GT8ODVUQtELglIk4BMjJVr2Wt01DqNVcFs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ZJJ1Hy0S; arc=none smtp.client-ip=209.85.210.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZJJ1Hy0S" Received: by mail-pf1-f182.google.com with SMTP id d2e1a72fcca58-842848fd613so5240845b3a.3 for ; Tue, 09 Jun 2026 20:04:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1781060667; x=1781665467; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=F5Hc/tjqdVuOb4b4/ulXL7QCu2jXkperHgbFn9acRJE=; b=ZJJ1Hy0S5LaTani4/lg6vWLWd66kq+RZSuhhAZz+j+fRISTN8yTB8aOu26YjSBXIrK /B43dcp32mqoBeOq57jhMjLPb10Qayx/+qFN1V6XpdfD2i0dcL1HK57V1XDOUV4ZNyBw CPmFXAQ78lNsuZGDPpUcAACdHVg+q2/sXgOkFGy/tCOu0TgNJA76UkSLqw3EfMatr67y icp1Ka8Q7zsiF+TZWVM8sS1TXjpOalSAf+1OR5ib718kbnUlHMFERUL41wkjF0zaLPbh vtkwYDBre6+o9cUiozOfNJvKJCNHfOEXizkspAfpjkpclyFoCpFTy4o2psD/yAX3zgjY bZlA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781060667; x=1781665467; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=F5Hc/tjqdVuOb4b4/ulXL7QCu2jXkperHgbFn9acRJE=; b=b5zhN8F2LjG6flB62ssh/NmrGCnsEfCLuC3N6vJV/8/So4eSI22fiIH6Qafi0z0Rw7 s/rPmE3ZoLb7xYsItOblL66NUobXYWK7guYy3zus7vutbEbXnn864Rd4LriDgEmj6ko0 0g5H2orWbfzjeJnekPqtB0NP6wPe3kqEDsSJxA1svGCbFBLlt0sWt4Aq1sLjMyMKG8+G T7eaOCbCE7zHkyXerG6/o+tmpSWvLRd0K1Z9nXL3Tj5ik95L6F6MYnb/vF5V4iww7O8g coPf8KnsOXhixIAX3WtTqXmaWR5tVx1vFVU5ImCkDKBuRYZGmMM8jigf3GEpNiWbW4oU fzMg== X-Forwarded-Encrypted: i=1; AFNElJ+LtxmpTW0IeOEWLGBnjpPElTP21vafeZ9urmHMrFxzcEiVO8HDtyzgTgHm0l9GZw1w77WOMWRakTzYzWw=@vger.kernel.org X-Gm-Message-State: AOJu0YwcbXaO2HZ8DMWCkVGRpUm/d3QsCsVWnZl1JHFLfD3yMuRbLJrk qaW1x+edoqNnTdBs2KLBxmpA2gEH0VQ7Ld2SS8fgLXzIhCUfk72YPx11 X-Gm-Gg: Acq92OEVBG1ZcECWXG1CwFAoi1ltYetbOHT4YXRf4voYWGPsmI532wG+/bslbngNJtR xLSdw9L4MhhmtcG9CW1eFKackEeyUXZNKsbbMwNTqkISsqPaPv8DIJkAwmU3mW0Mxku4XG2k1Om 0aoHVxZWmsu4LNpHKQ5gtX0+R9VMSiG33RDrVbR311iXnhaLJH44f2zoo0EoaR28LDK0Fg4orW/ JcKIAEMvitEygfpsf0ogF3iskMPUOFdd8dVwiqNm4t5s62pNxRmK7ifNMa/nlCfMIKQu+WRNA8C 6VGQnrrQwmthCLo5VIXRQYeb/ayx5p2vvudRdgMP+nV49FLM4eMsSI0d+DvKSgIpxH+/dQ4wdJo Sk5yWCVSEyu2oQnIftv5f4+p8bfZ81T96ji9ka4rmGLiYGo4rZnaqOwgld+2bdo+vxefpIghoJx zGyFinoHIj9oFVhwj10Ial8kv6I5WokEuaK470kAtYu7rKsF+jgBSjtq4oAOctPXzfRRQLma0U7 HcP29MXQMCFYg/wRRoF7l8TwOahXQs= X-Received: by 2002:a05:6a21:a345:b0:39c:787:f197 with SMTP id adf61e73a8af0-3b53beb47c6mr7646315637.36.1781060666860; Tue, 09 Jun 2026 20:04:26 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c85df0a61b3sm19927082a12.17.2026.06.09.20.04.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jun 2026 20:04:26 -0700 (PDT) From: Zi-Yu Chen To: Andi Shyti Cc: Jacky Huang , Shan-Chun Hung , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Zi-Yu Chen Subject: [PATCH v4 2/3] i2c: ma35d1: Add Nuvoton MA35D1 I2C driver support Date: Wed, 10 Jun 2026 11:02:07 +0800 Message-Id: <20260610030208.2020275-3-zychennvt@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260610030208.2020275-1-zychennvt@gmail.com> References: <20260610030208.2020275-1-zychennvt@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add I2C support for Nuvoton MA35D1 SoC. The controller supports standard, fast and fast-plus modes, and provides controller/target functionality. Signed-off-by: Zi-Yu Chen --- drivers/i2c/busses/Kconfig | 13 + drivers/i2c/busses/Makefile | 1 + drivers/i2c/busses/i2c-ma35d1.c | 778 ++++++++++++++++++++++++++++++++ 3 files changed, 792 insertions(+) create mode 100644 drivers/i2c/busses/i2c-ma35d1.c diff --git a/drivers/i2c/busses/Kconfig b/drivers/i2c/busses/Kconfig index 8c935f867a37..816c55814ed4 100644 --- a/drivers/i2c/busses/Kconfig +++ b/drivers/i2c/busses/Kconfig @@ -1590,4 +1590,17 @@ config I2C_VIRTIO This driver can also be built as a module. If so, the module will be called i2c-virtio. =20 +config I2C_MA35D1 + tristate "Nuvoton MA35D1 I2C driver" + depends on ARCH_MA35 || COMPILE_TEST + select I2C_SLAVE + help + If you say yes to this option, support will be included for the + I2C controller in the Nuvoton MA35D1 SoC. This driver + supports the standard I2C bus protocols, including master and + slave modes. + + This driver can also be built as a module. If so, the module + will be called i2c-ma35d1. + endmenu diff --git a/drivers/i2c/busses/Makefile b/drivers/i2c/busses/Makefile index 547123ab351f..264f6f3f608d 100644 --- a/drivers/i2c/busses/Makefile +++ b/drivers/i2c/busses/Makefile @@ -130,6 +130,7 @@ obj-$(CONFIG_I2C_XILINX) +=3D i2c-xiic.o obj-$(CONFIG_I2C_XLP9XX) +=3D i2c-xlp9xx.o obj-$(CONFIG_I2C_RCAR) +=3D i2c-rcar.o obj-$(CONFIG_I2C_GXP) +=3D i2c-gxp.o +obj-$(CONFIG_I2C_MA35D1) +=3D i2c-ma35d1.o =20 # External I2C/SMBus adapter drivers obj-$(CONFIG_I2C_DIOLAN_U2C) +=3D i2c-diolan-u2c.o diff --git a/drivers/i2c/busses/i2c-ma35d1.c b/drivers/i2c/busses/i2c-ma35d= 1.c new file mode 100644 index 000000000000..7b6b20c0996d --- /dev/null +++ b/drivers/i2c/busses/i2c-ma35d1.c @@ -0,0 +1,778 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) 2026 Nuvoton technology corporation. + * + * Author: Zi-Yu Chen + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* MA35D1 I2C registers offset */ +#define MA35_CTL0 0x00 +#define MA35_ADDR0 0x04 +#define MA35_DAT 0x08 +#define MA35_STATUS0 0x0c +#define MA35_CLKDIV 0x10 +#define MA35_TOCTL 0x14 +#define MA35_ADDR1 0x18 +#define MA35_ADDR2 0x1c +#define MA35_ADDR3 0x20 +#define MA35_ADDRMSK0 0x24 +#define MA35_ADDRMSK1 0x28 +#define MA35_ADDRMSK2 0x2c +#define MA35_ADDRMSK3 0x30 +#define MA35_WKCTL 0x3c +#define MA35_WKSTS 0x40 +#define MA35_CTL1 0x44 +#define MA35_STATUS1 0x48 +#define MA35_TMCTL 0x4c +#define MA35_BUSCTL 0x50 +#define MA35_BUSTCTL 0x54 +#define MA35_BUSSTS 0x58 +#define MA35_PKTSIZE 0x5c +#define MA35_PKTCRC 0x60 +#define MA35_BUSTOUT 0x64 +#define MA35_CLKTOUT 0x68 +#define MA35_AUTOCNT 0x78 + +/* MA35D1 I2C Status */ +/* Controller */ +#define MA35_M_START 0x08 /* Start */ +#define MA35_M_REPEAT_START 0x10 /* Controller Repeat Start */ +#define MA35_M_TRAN_ADDR_ACK 0x18 /* Controller Transmit Address ACK */ +#define MA35_M_TRAN_ADDR_NACK 0x20 /* Controller Transmit Address NACK */ +#define MA35_M_TRAN_DATA_ACK 0x28 /* Controller Transmit Data ACK */ +#define MA35_M_TRAN_DATA_NACK 0x30 /* Controller Transmit Data NACK */ +#define MA35_M_ARB_LOST 0x38 /* Controller Arbitration Lost */ +#define MA35_M_RECE_ADDR_ACK 0x40 /* Controller Receive Address ACK */ +#define MA35_M_RECE_ADDR_NACK 0x48 /* Controller Receive Address NACK */ +#define MA35_M_RECE_DATA_ACK 0x50 /* Controller Receive Data ACK */ +#define MA35_M_RECE_DATA_NACK 0x58 /* Controller Receive Data NACK */ +#define MA35_BUS_ERROR 0x00 /* Bus error */ + +/* Target */ +#define MA35_S_REPEAT_START_STOP 0xa0 /* Target Transmit Repeat Start or S= top */ +#define MA35_S_TRAN_ADDR_ACK 0xa8 /* Target Transmit Address ACK */ +#define MA35_S_TRAN_DATA_ACK 0xb8 /* Target Transmit Data ACK */ +#define MA35_S_TRAN_DATA_NACK 0xc0 /* Target Transmit Data NACK */ +#define MA35_S_TRAN_LAST_DATA_ACK 0xc8 /* Target Transmit Last Data ACK */ +#define MA35_S_RECE_ADDR_ACK 0x60 /* Target Receive Address ACK */ +#define MA35_S_RECE_ARB_LOST 0x68 /* Target Receive Arbitration Lost */ +#define MA35_S_RECE_DATA_ACK 0x80 /* Target Receive Data ACK */ +#define MA35_S_RECE_DATA_NACK 0x88 /* Target Receive Data NACK */ + +/* GC Mode */ +#define MA35_GC_ADDR_ACK 0x70 /* GC mode Address ACK */ +#define MA35_GC_ARB_LOST 0x78 /* GC mode Arbitration Lost */ +#define MA35_GC_DATA_ACK 0x90 /* GC mode Data ACK */ +#define MA35_GC_DATA_NACK 0x98 /* GC mode Data NACK */ + +/* Other */ +#define MA35_ADDR_TRAN_ARB_LOST 0xb0 /* Address Transmit Arbitration Lost= */ +#define MA35_BUS_RELEASED 0xf8 /* Bus Released */ + +/* I2C_CTL constant definitions. */ +#define MA35_CTL_AA BIT(2) +#define MA35_CTL_SI BIT(3) +#define MA35_CTL_STO BIT(4) +#define MA35_CTL_STA BIT(5) +#define MA35_CTL_I2CEN BIT(6) +#define MA35_CTL_INTEN BIT(7) +#define MA35_CTL_SI_AA (MA35_CTL_SI | MA35_CTL_AA) +#define MA35_CTL_STO_SI (MA35_CTL_STO | MA35_CTL_SI) +#define MA35_CTL_STA_SI (MA35_CTL_STA | MA35_CTL_SI) +#define MA35_CTL_STA_SI_AA (MA35_CTL_STA | MA35_CTL_SI | MA35_CTL_AA) +#define MA35_CTL_STO_SI_AA (MA35_CTL_STO | MA35_CTL_SI | MA35_CTL_AA) + +/* Constants */ +#define MA35_CLKDIV_MSK GENMASK(15, 0) +#define MA35_I2C_ADDR_MASK (0x7f << 1) +#define I2C_PM_TIMEOUT_MS 5000 +#define STOP_TIMEOUT_MS 50 +#define MA35_I2C_GC_EN 1 +#define MA35_I2C_GC_DIS 0 + +struct ma35d1_i2c { + wait_queue_head_t wait; + struct i2c_msg *msg; + unsigned int msg_num; + unsigned int msg_idx; + unsigned int msg_ptr; + int err; + int irq; + void __iomem *regs; + struct clk *clk; + struct device *dev; + struct i2c_adapter adap; + struct i2c_client *target; + struct reset_control *rst; +}; + +static inline bool ma35d1_is_controller_status(unsigned int status) +{ + return status >=3D MA35_M_START && status <=3D MA35_M_RECE_DATA_NACK; +} + +/* + * ma35d1_i2c_write_CTL - Update the I2C control register + * @i2c: Pointer to the ma35d1 i2c instance + * @ctl: Control bits to set (e.g., MA35_CTL_STA, SI, AA) + * + * This helper reads CTL0, clears the sticky state-change bits (STA, STO, = SI, AA), + * and then applies the new control bits provided by @ctl. + */ +static void ma35d1_i2c_write_CTL(struct ma35d1_i2c *i2c, unsigned int ctl) +{ + unsigned int val; + + val =3D readl(i2c->regs + MA35_CTL0); + val &=3D ~(MA35_CTL_STA_SI_AA | MA35_CTL_STO); + val |=3D ctl; + writel(val, i2c->regs + MA35_CTL0); +} + +static void ma35d1_i2c_set_addr(struct ma35d1_i2c *i2c) +{ + unsigned int rw =3D i2c->msg->flags & I2C_M_RD; + + writel(((i2c->msg->addr & 0x7f) << 1) | rw, i2c->regs + MA35_DAT); +} + +static void ma35d1_i2c_controller_complete(struct ma35d1_i2c *i2c) +{ + dev_dbg(i2c->dev, "controller_complete\n"); + + i2c->msg_ptr =3D 0; + i2c->msg =3D NULL; + i2c->msg_idx++; + i2c->msg_num =3D 0; + + wake_up(&i2c->wait); +} + +static void ma35d1_i2c_disable_irq(struct ma35d1_i2c *i2c) +{ + unsigned long tmp; + + tmp =3D readl(i2c->regs + MA35_CTL0); + writel(tmp & ~MA35_CTL_INTEN, i2c->regs + MA35_CTL0); +} + +static void ma35d1_i2c_enable_irq(struct ma35d1_i2c *i2c) +{ + unsigned long tmp; + + tmp =3D readl(i2c->regs + MA35_CTL0); + writel(tmp | MA35_CTL_INTEN, i2c->regs + MA35_CTL0); +} + +static void ma35d1_i2c_reset(struct ma35d1_i2c *i2c) +{ + unsigned int clkdiv, slvaddr; + + clkdiv =3D readl(i2c->regs + MA35_CLKDIV); + slvaddr =3D readl(i2c->regs + MA35_ADDR0); + + reset_control_assert(i2c->rst); + reset_control_deassert(i2c->rst); + + writel(clkdiv, (i2c->regs + MA35_CLKDIV)); + ma35d1_i2c_write_CTL(i2c, MA35_CTL_I2CEN); + + if (i2c->target) + writel(slvaddr, i2c->regs + MA35_ADDR0); +} + +static void ma35d1_i2c_stop(struct ma35d1_i2c *i2c, int ret) +{ + ma35d1_i2c_write_CTL(i2c, MA35_CTL_STO_SI); + + if (ret) + i2c->err =3D ret; + + ma35d1_i2c_controller_complete(i2c); +} + +/* Check if this is the last message in the set */ +static inline bool is_last_msg(struct ma35d1_i2c *i2c) +{ + return i2c->msg_idx >=3D (i2c->msg_num - 1); +} + +/* Check if this is the last byte in the current message */ +static inline bool is_last_byte(struct ma35d1_i2c *i2c) +{ + return i2c->msg_ptr =3D=3D i2c->msg->len - 1; +} + +/* Check if reached the end of the current message */ +static inline bool is_msgend(struct ma35d1_i2c *i2c) +{ + return i2c->msg_ptr >=3D i2c->msg->len; +} + +/* + * i2c_ma35d1_irq_target_trx - I2C Target state machine handler + * @i2c: ma35d1 i2c instance + * @i2c_status: hardware status code from MA35_STATUS0 + */ +static void i2c_ma35d1_irq_target_trx(struct ma35d1_i2c *i2c, + unsigned long i2c_status) +{ + unsigned char byte; + + switch (i2c_status) { + case MA35_S_RECE_ADDR_ACK: + /* Own SLA+W has been receive; ACK has been return */ + i2c_slave_event(i2c->target, I2C_SLAVE_WRITE_REQUESTED, &byte); + break; + case MA35_S_TRAN_DATA_NACK: + /* Data byte or last data in I2CDAT has been transmitted. + * Not ACK has been received + */ + case MA35_S_RECE_DATA_NACK: + /* Previously addressed with own SLA address; + * NOT ACK has been returned + */ + break; + + case MA35_S_RECE_DATA_ACK: + /* Previously address with own SLA address Data has been received; + * ACK has been returned + */ + byte =3D readb(i2c->regs + MA35_DAT); + i2c_slave_event(i2c->target, I2C_SLAVE_WRITE_RECEIVED, &byte); + break; + + case MA35_S_TRAN_ADDR_ACK: + /* Own SLA+R has been receive; ACK has been return */ + i2c_slave_event(i2c->target, I2C_SLAVE_READ_REQUESTED, &byte); + + writel(byte, i2c->regs + MA35_DAT); + break; + + case MA35_S_TRAN_DATA_ACK: + i2c_slave_event(i2c->target, I2C_SLAVE_READ_PROCESSED, &byte); + writel(byte, i2c->regs + MA35_DAT); + break; + + case MA35_S_REPEAT_START_STOP: + /* A STOP or repeated START has been received + * while still addressed as Target/Receiver + */ + i2c_slave_event(i2c->target, I2C_SLAVE_STOP, &byte); + break; + + default: + dev_err(i2c->dev, "Status 0x%02lx is NOT processed\n", + i2c_status); + break; + } + ma35d1_i2c_write_CTL(i2c, MA35_CTL_SI_AA); +} + +/* + * i2c_ma35d1_irq_controller_trx - I2C Controller state machine handler + * @i2c: ma35d1 i2c instance + * @i2c_status: hardware status code from MA35_STATUS0 + */ +static void i2c_ma35d1_irq_controller_trx(struct ma35d1_i2c *i2c, + unsigned long i2c_status) +{ + unsigned char byte; + + switch (i2c_status) { + case MA35_M_START: + case MA35_M_REPEAT_START: + ma35d1_i2c_set_addr(i2c); + ma35d1_i2c_write_CTL(i2c, MA35_CTL_SI); + break; + + case MA35_M_TRAN_ADDR_ACK: + case MA35_M_TRAN_DATA_ACK: + /* SLA+W has been transmitted and ACK has been received */ + if (i2c_status =3D=3D MA35_M_TRAN_ADDR_ACK) { + if (is_last_msg(i2c) && i2c->msg->len =3D=3D 0) { + ma35d1_i2c_stop(i2c, 0); + return; + } + } + + if (!is_msgend(i2c)) { + byte =3D i2c->msg->buf[i2c->msg_ptr++]; + writel(byte, i2c->regs + MA35_DAT); + ma35d1_i2c_write_CTL(i2c, MA35_CTL_SI); + } else if (!is_last_msg(i2c)) { + dev_dbg(i2c->dev, "WRITE: Next Message\n"); + + i2c->msg_ptr =3D 0; + i2c->msg_idx++; + i2c->msg++; + + ma35d1_i2c_write_CTL(i2c, MA35_CTL_STA | MA35_CTL_SI); + } else { + ma35d1_i2c_stop(i2c, 0); + } + break; + + case MA35_M_TRAN_DATA_NACK: + ma35d1_i2c_stop(i2c, -EIO); + break; + + case MA35_M_TRAN_ADDR_NACK: + case MA35_M_RECE_ADDR_NACK: + /* Controller Transmit Address NACK */ + /* 0x20: SLA+W has been transmitted and NACK has been received */ + /* 0x48: SLA+R has been transmitted and NACK has been received */ + if (i2c->msg->flags & I2C_M_IGNORE_NAK) { + ma35d1_i2c_stop(i2c, 0); + } else { + dev_dbg(i2c->dev, "\n i2c: ack was not received\n"); + ma35d1_i2c_stop(i2c, -ENXIO); + } + break; + + case MA35_M_RECE_ADDR_ACK: + if (is_msgend(i2c)) { + if (is_last_msg(i2c)) { + ma35d1_i2c_stop(i2c, 0); + } else { + dev_dbg(i2c->dev, "READ: Next Transfer\n"); + + i2c->msg_ptr =3D 0; + i2c->msg_idx++; + i2c->msg++; + + ma35d1_i2c_write_CTL(i2c, MA35_CTL_STA_SI); + } + } else if (i2c->msg->len =3D=3D 1) { + ma35d1_i2c_write_CTL(i2c, MA35_CTL_SI); + } else { + ma35d1_i2c_write_CTL(i2c, MA35_CTL_SI_AA); + } + break; + + case MA35_M_RECE_DATA_ACK: + case MA35_M_RECE_DATA_NACK: + /* DATA has been transmitted and ACK has been received */ + byte =3D readb(i2c->regs + MA35_DAT); + i2c->msg->buf[i2c->msg_ptr++] =3D byte; + + if (is_last_byte(i2c)) { + ma35d1_i2c_write_CTL(i2c, MA35_CTL_SI); + } else if (is_msgend(i2c)) { + if (is_last_msg(i2c)) { + dev_dbg(i2c->dev, "READ: Send Stop\n"); + + ma35d1_i2c_stop(i2c, 0); + } else { + dev_dbg(i2c->dev, "READ: Next Transfer\n"); + + i2c->msg_ptr =3D 0; + i2c->msg_idx++; + i2c->msg++; + + ma35d1_i2c_write_CTL(i2c, MA35_CTL_STA_SI); + } + } else { + ma35d1_i2c_write_CTL(i2c, MA35_CTL_SI_AA); + } + break; + + default: + dev_err(i2c->dev, "Status 0x%02lx is NOT processed\n", + i2c_status); + ma35d1_i2c_stop(i2c, -EIO); + break; + } +} + +static irqreturn_t ma35d1_i2c_irq(int irqno, void *dev_id) +{ + struct ma35d1_i2c *i2c =3D dev_id; + unsigned long status; + + status =3D readl(i2c->regs + MA35_STATUS0); + + if (status =3D=3D MA35_M_ARB_LOST) { + dev_err(i2c->dev, "Arbitration lost\n"); + ma35d1_i2c_stop(i2c, -EAGAIN); + goto out; + } + + else if (status =3D=3D MA35_BUS_ERROR) { + dev_err(i2c->dev, "Bus error during transfer\n"); + ma35d1_i2c_stop(i2c, -EIO); + goto out; + } + + if (ma35d1_is_controller_status(status)) + i2c_ma35d1_irq_controller_trx(i2c, status); + else + i2c_ma35d1_irq_target_trx(i2c, status); + +out: + return IRQ_HANDLED; +} + +static int ma35d1_i2c_doxfer(struct ma35d1_i2c *i2c, struct i2c_msg *msgs, + int num) +{ + unsigned long timeout; + unsigned int val; + int ret, err; + + i2c->msg =3D msgs; + i2c->msg_num =3D num; + i2c->msg_ptr =3D 0; + i2c->msg_idx =3D 0; + i2c->err =3D 0; + + ma35d1_i2c_enable_irq(i2c); + ma35d1_i2c_write_CTL(i2c, MA35_CTL_STA_SI); + timeout =3D wait_event_timeout(i2c->wait, i2c->msg_num =3D=3D 0, HZ * 5); + ma35d1_i2c_disable_irq(i2c); + ret =3D i2c->msg_idx; + + if (timeout =3D=3D 0) { + dev_dbg(i2c->dev, "xfer timeout\n"); + ret =3D -ETIMEDOUT; + goto reset; + } + + err =3D readl_poll_timeout(i2c->regs + MA35_CTL0, val, + !(val & MA35_CTL_STO), 100, + STOP_TIMEOUT_MS * 10000); + if (err) { + dev_err(i2c->dev, "bus idle timeout\n"); + ret =3D -EBUSY; + goto reset; + } else if (i2c->err) { + dev_dbg(i2c->dev, "xfer error %d\n", i2c->err); + ret =3D i2c->err; + } else if (ret !=3D num) { + dev_dbg(i2c->dev, "incomplete xfer (%d)\n", ret); + } + return ret; + +reset: + ma35d1_i2c_reset(i2c); + return ret; +} + +static int ma35d1_i2c_xfer(struct i2c_adapter *adap, struct i2c_msg *msgs, + int num) +{ + struct ma35d1_i2c *i2c =3D i2c_get_adapdata(adap); + int retry, ret; + + ret =3D pm_runtime_resume_and_get(i2c->dev); + if (ret) + return ret; + + for (retry =3D 0; retry < adap->retries; retry++) { + ret =3D ma35d1_i2c_doxfer(i2c, msgs, num); + if (ret !=3D -EAGAIN) + break; + + dev_dbg(i2c->dev, "Retrying transmission (%d)\n", retry); + fsleep(100); + } + + if (ret =3D=3D -EAGAIN) + ret =3D -EREMOTEIO; + + if (i2c->target) { + ma35d1_i2c_write_CTL(i2c, MA35_CTL_SI_AA); + ma35d1_i2c_enable_irq(i2c); + } + pm_runtime_put_autosuspend(i2c->dev); + + return ret; +} + +static int ma35d1_reg_target(struct i2c_client *target) +{ + struct ma35d1_i2c *i2c =3D i2c_get_adapdata(target->adapter); + unsigned int val, slvaddr; + int ret; + + if (i2c->target) + return -EBUSY; + + if (target->flags & I2C_CLIENT_TEN) + return -EAFNOSUPPORT; + + ret =3D pm_runtime_resume_and_get(i2c->dev); + if (ret) { + dev_err(i2c->dev, "failed to resume i2c controller\n"); + return ret; + } + + ma35d1_i2c_enable_irq(i2c); + + i2c->target =3D target; + + val =3D readl(i2c->regs + MA35_CTL0); + val |=3D MA35_CTL_I2CEN; + writel(val, i2c->regs + MA35_CTL0); + slvaddr =3D target->addr << 1; + writel(slvaddr, i2c->regs + MA35_ADDR0); + + /* I2C enter SLV mode */ + ma35d1_i2c_write_CTL(i2c, MA35_CTL_SI_AA); + + return 0; +} + +static int ma35d1_unreg_target(struct i2c_client *target) +{ + struct ma35d1_i2c *i2c =3D i2c_get_adapdata(target->adapter); + unsigned int val; + int ret; + + if (!i2c->target) + return -EINVAL; + + /* Disable I2C interrupt */ + ma35d1_i2c_disable_irq(i2c); + + /* Disable I2C */ + val =3D readl(i2c->regs + MA35_CTL0); + val &=3D ~MA35_CTL_I2CEN; + writel(val, i2c->regs + MA35_CTL0); + + i2c->target =3D NULL; + + ret =3D pm_runtime_put_sync(i2c->dev); + if (ret < 0) + dev_err(i2c->dev, "failed to suspend i2c controller"); + + return 0; +} + +/* Declare Our I2C Functionality */ +static u32 ma35d1_i2c_func(struct i2c_adapter *adap) +{ + return I2C_FUNC_I2C | I2C_FUNC_PROTOCOL_MANGLING | I2C_FUNC_SMBUS_EMUL; +} + +/* I2C Bus Registration Info */ +static const struct i2c_algorithm ma35d1_i2c_algorithm =3D { + .xfer =3D ma35d1_i2c_xfer, + .functionality =3D ma35d1_i2c_func, + .reg_target =3D ma35d1_reg_target, + .unreg_target =3D ma35d1_unreg_target, +}; + +static int ma35d1_i2c_probe(struct platform_device *pdev) +{ + struct ma35d1_i2c *i2c; + struct resource *res; + int ret, clkdiv; + unsigned int busfreq; + struct device *dev =3D &pdev->dev; + + i2c =3D devm_kzalloc(dev, sizeof(*i2c), GFP_KERNEL); + if (!i2c) + return -ENOMEM; + + init_waitqueue_head(&i2c->wait); + + i2c->dev =3D dev; + + i2c->clk =3D devm_clk_get_prepared(dev, NULL); + if (IS_ERR(i2c->clk)) + return dev_err_probe(dev, PTR_ERR(i2c->clk), + "failed to get core clk\n"); + + i2c->regs =3D devm_platform_get_and_ioremap_resource(pdev, 0, &res); + if (IS_ERR(i2c->regs)) + return PTR_ERR(i2c->regs); + + i2c->rst =3D devm_reset_control_get_exclusive(&pdev->dev, NULL); + if (IS_ERR(i2c->rst)) + return dev_err_probe(dev, PTR_ERR(i2c->rst), + "failed to get reset control\n"); + + /* Setup info block for the I2C core */ + strscpy(i2c->adap.name, "ma35d1-i2c", sizeof(i2c->adap.name)); + i2c->adap.owner =3D THIS_MODULE; + i2c->adap.algo =3D &ma35d1_i2c_algorithm; + i2c->adap.retries =3D 2; + i2c->adap.algo_data =3D i2c; + i2c->adap.dev.parent =3D &pdev->dev; + i2c->adap.dev.of_node =3D pdev->dev.of_node; + i2c_set_adapdata(&i2c->adap, i2c); + + /* Default to 100kHz if not specified in DT */ + busfreq =3D 100000; + device_property_read_u32(dev, "clock-frequency", &busfreq); + + /* Calculate divider based on the current peripheral clock rate */ + clkdiv =3D DIV_ROUND_CLOSEST(clk_get_rate(i2c->clk), busfreq * 4) - 1; + if (clkdiv < 0 || clkdiv > 0xffff) + return dev_err_probe(dev, -EINVAL, "invalid clkdiv value: %d\n", + clkdiv); + + i2c->irq =3D platform_get_irq(pdev, 0); + if (i2c->irq < 0) + return dev_err_probe(dev, i2c->irq, "failed to get irq\n"); + + platform_set_drvdata(pdev, i2c); + + pm_runtime_set_autosuspend_delay(dev, I2C_PM_TIMEOUT_MS); + pm_runtime_use_autosuspend(dev); + devm_pm_runtime_enable(dev); + + ret =3D pm_runtime_resume_and_get(dev); + if (ret) + return dev_err_probe(dev, ret, "failed to resume device\n"); + + writel(FIELD_PREP(MA35_CLKDIV_MSK, clkdiv), i2c->regs + MA35_CLKDIV); + + ret =3D devm_request_irq(dev, i2c->irq, ma35d1_i2c_irq, 0, dev_name(dev), + i2c); + if (ret) { + dev_err_probe(dev, ret, "cannot claim IRQ %d\n", i2c->irq); + goto rpm_put; + } + + ret =3D devm_i2c_add_adapter(dev, &i2c->adap); + if (ret) { + dev_err_probe(dev, ret, "failed to add bus to i2c core\n"); + goto rpm_put; + } + + pm_runtime_put_autosuspend(dev); + + dev_info(&i2c->adap.dev, "%08llx MA35D1 I2C adapter registered\n", + res->start); + return 0; + +rpm_put: + pm_runtime_dont_use_autosuspend(dev); + pm_runtime_put_sync(dev); + pm_runtime_disable(dev); + return ret; +} + +static int ma35d1_i2c_suspend(struct device *dev) +{ + struct ma35d1_i2c *i2c =3D dev_get_drvdata(dev); + unsigned int val; + + /* Prepare for wake-up from I2C events if target mode is active */ + if (i2c->target) { + val =3D readl(i2c->regs + MA35_CTL0); + val |=3D (MA35_CTL_SI | MA35_CTL_AA); + writel(val, i2c->regs + MA35_CTL0); + + /* Setup wake-up control */ + writel(0x1, i2c->regs + MA35_WKCTL); + + /* Clear pending wake-up flags */ + val =3D readl(i2c->regs + MA35_WKSTS); + writel(val, i2c->regs + MA35_WKSTS); + + enable_irq_wake(i2c->irq); + + ma35d1_i2c_enable_irq(i2c); + } + + return 0; +} + +static int ma35d1_i2c_resume(struct device *dev) +{ + struct ma35d1_i2c *i2c =3D dev_get_drvdata(dev); + unsigned int val; + + if (i2c->target) { + /* Disable wake-up */ + writel(0x0, i2c->regs + MA35_WKCTL); + + /* Clear pending wake-up flags */ + val =3D readl(i2c->regs + MA35_WKSTS); + writel(val, i2c->regs + MA35_WKSTS); + + disable_irq_wake(i2c->irq); + } + return 0; +} + +static int ma35d1_i2c_runtime_suspend(struct device *dev) +{ + struct ma35d1_i2c *i2c =3D dev_get_drvdata(dev); + unsigned int val; + + /* Disable I2C controller */ + val =3D readl(i2c->regs + MA35_CTL0); + val &=3D ~MA35_CTL_I2CEN; + writel(val, i2c->regs + MA35_CTL0); + + clk_disable(i2c->clk); + + return 0; +} + +static int ma35d1_i2c_runtime_resume(struct device *dev) +{ + struct ma35d1_i2c *i2c =3D dev_get_drvdata(dev); + unsigned int val; + int ret; + + ret =3D clk_enable(i2c->clk); + if (ret) { + dev_err(dev, "failed to enable clock in resume\n"); + return ret; + } + + /* Enable I2C controller */ + val =3D readl(i2c->regs + MA35_CTL0); + val |=3D MA35_CTL_I2CEN; + writel(val, i2c->regs + MA35_CTL0); + + return 0; +} + +static const struct dev_pm_ops ma35d1_i2c_pmops =3D { + SYSTEM_SLEEP_PM_OPS(ma35d1_i2c_suspend, ma35d1_i2c_resume) + RUNTIME_PM_OPS(ma35d1_i2c_runtime_suspend, + ma35d1_i2c_runtime_resume, NULL) +}; + +static const struct of_device_id ma35d1_i2c_of_match[] =3D { + { .compatible =3D "nuvoton,ma35d1-i2c" }, + {}, +}; +MODULE_DEVICE_TABLE(of, ma35d1_i2c_of_match); + +static struct platform_driver ma35d1_i2c_driver =3D { + .probe =3D ma35d1_i2c_probe, + .driver =3D { + .name =3D "ma35d1-i2c", + .of_match_table =3D ma35d1_i2c_of_match, + .pm =3D pm_ptr(&ma35d1_i2c_pmops), + }, +}; +module_platform_driver(ma35d1_i2c_driver); + +MODULE_AUTHOR("Zi-Yu Chen "); +MODULE_DESCRIPTION("MA35D1 I2C Bus Driver"); +MODULE_LICENSE("GPL"); --=20 2.34.1 From nobody Fri Jun 12 22:47:17 2026 Received: from mail-pf1-f173.google.com (mail-pf1-f173.google.com [209.85.210.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4BD9733D6D5 for ; Wed, 10 Jun 2026 03:04:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781060673; cv=none; b=frO8o3ulx5gnRGUPOT88JA9pV8rfKmvgMnadsjRkeynHyu8CLKrdkWOwsPFu1BeDnzncVzvH/gYNyGj45mCfXIoROhPjZ5TBO/nhHQZRGLsvagjHzFhN0ZXs9FXakzVMwMnhtVbtT7PFy25PmIBs8A32eSjwsLDd5hnif+7l2vc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781060673; c=relaxed/simple; bh=9V0Bctfe83qD6wrm60uNu+uq1PpD9Naah0bpNVRvkYs=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=ZIrQ76Wj/gMzk8+R8x6lG2dTUsb0KeDYiChY95ozPUxq9P6zrAUlaZUWNGoxS+bNXkGLp2WkjalQ/TTj1E1MaMQlBWrNOYp5IGDZ3l6otBhDJD3P5M422jQPPwiCViH8mpc6jutmrle5XH/H+O5XOwK01N6kNRVOVQLZlHMsGDk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=itfaN/Lz; arc=none smtp.client-ip=209.85.210.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="itfaN/Lz" Received: by mail-pf1-f173.google.com with SMTP id d2e1a72fcca58-842264dde84so3587028b3a.0 for ; Tue, 09 Jun 2026 20:04:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1781060672; x=1781665472; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=lLwdnFJkTban4EYcPq7DmxYQAfDer3UBe95lCccalhU=; b=itfaN/LzhxYIh6byJjTuqK+LdMmMNOX/ZgWmetbgTd7lGAi/56KBdOpJ91K8uFySiR HCil/ZoPiA7+wDA/sBDMD3RjaOwobumOTPK4h+83DW8/lVgoggvvByDcFfX728GPtJOv HXgs7stDt9fzJhJC/SU6jFoiePsBdIFIRfC3pXvFkGJpdsVG/K8WiOk5+l9w9DjNbJKf We2LtbfpBlm00qK+tqc9weTmsZsoFoIG5bswD+gaW7xx98N7KuDYwfFgsuPBWY0j3WUG ll9RYLgdCx3GOS/MFaC796l9AhfHqXvLEZc8ZTqMeIwy8zCwxdphMniLz4n8FtiDtgww PJoQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781060672; x=1781665472; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=lLwdnFJkTban4EYcPq7DmxYQAfDer3UBe95lCccalhU=; b=bISD3cL58+n9DW4R7UwU7AOFcRYnHKQBJ9RIty3HFnRROnek0wMDrAmB6tAnqkyjjE t9gzVq1aqMzf/MV6CDq3NYV3M7Uja+6LfHVYDO51uYhMSg/+95gMJcwMkpvDaEY++1ph 2phLQjf3Xy143m20Z2ex+QAeQvieC+Zz1kLOfC6c1cRrvcjeRceWlgmywp6w5f6zxyIL Db10+GTzAEY2zmBlSfTbTWj3nod1dH4FJgzOZycLm2MdNBUZHPAANYSNk7twd6rZENjq oX075j+HZ9fn+qWXnKneEPD5byZqnF6+wLkTb8WJATmxFbaneEWhNEw+amo2TmJz3o7G 9WXw== X-Forwarded-Encrypted: i=1; AFNElJ9UJCvY7F7au5JXBSTDKgOsogzQKx26gPVsmSmHE3MJFejxLUF3OgkdFpblDEKEumenWyj74fcwyN3Cu5g=@vger.kernel.org X-Gm-Message-State: AOJu0YzfvEERvc/FfqHRVO5EnjL5K1dS/kFEVR7AES8QMnz4GiCeQbsA V/O31k1DDrKSJS7iVg6AkHER+o6tef2UFqRLZl9CN3VVXau8MlK6IlZa X-Gm-Gg: Acq92OElBrNvjEV4hul7PVfN8QS8dST1+dfwsrxTpRzju0bNDRVOHiMNjBqCaq+CxD2 ub3/4AZ/ypt3AkBqh1dTwfjTi09VbBeO5hy6D629D7uOAY1xnZCSRpNN+Y1t5/GJItBCyorsQhL j0uleiw8Se7LJre3hJ/PHIOV1b7UNKQ/Gxrw/YH9RioeRARAkJWfVzWiERlLGZCa8JZZnGH8SJJ FcqSIZhFk8DIvcDjjG0jQW7F90FpFFHe5J0tSZ369J+Zvy7k99hCNW85axNBRLRKxQd3Y7WcMpX C2jVGxKoJkZJ3nITMfcswY1e2YhEBCZu3xAKG2OSaM5NyhQuvK8tPD70qF32Lkc4PeC1VrqbevV ODrxTWtyFuqQkvDsiLBu3Nv8q7h8kuzC+hcWwU5HWzn2XTQUltV5Lf03wI/mYpJ3k28fXYRYcE4 pEn+Xe1/36fpfzZOuUqOhC3LfqKCJx/RjlDLLQmBK8RsrVWjTJPDpqblLRaKpetQBGHT4/tK9ct +2gf9X0XOQwRMVdpRtN X-Received: by 2002:a05:6a20:4387:b0:3b4:661d:8405 with SMTP id adf61e73a8af0-3b4d39f7d02mr20694441637.4.1781060671689; Tue, 09 Jun 2026 20:04:31 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c85df0a61b3sm19927082a12.17.2026.06.09.20.04.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jun 2026 20:04:31 -0700 (PDT) From: Zi-Yu Chen To: Andi Shyti Cc: Jacky Huang , Shan-Chun Hung , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Zi-Yu Chen Subject: [PATCH v4 3/3] arm64: dts: nuvoton: Add I2C nodes for MA35D1 SoC Date: Wed, 10 Jun 2026 11:02:08 +0800 Message-Id: <20260610030208.2020275-4-zychennvt@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260610030208.2020275-1-zychennvt@gmail.com> References: <20260610030208.2020275-1-zychennvt@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add I2C controller nodes to the MA35D1 SoC dtsi file. Also, enable the I2C2 interface on the MA35D1 SOM board and configure its pinctrl to allow communication with the onboard NAU8822 audio codec Signed-off-by: Zi-Yu Chen --- .../boot/dts/nuvoton/ma35d1-som-256m.dts | 20 ++++++ arch/arm64/boot/dts/nuvoton/ma35d1.dtsi | 72 +++++++++++++++++++ 2 files changed, 92 insertions(+) diff --git a/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts b/arch/arm64/b= oot/dts/nuvoton/ma35d1-som-256m.dts index f6f20a17e501..4b9ff6d00631 100644 --- a/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts +++ b/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts @@ -55,6 +55,18 @@ &clk { "integer"; }; =20 +&i2c2 { + status =3D "okay"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_i2c2>; + + nau8822: nau8822@1a { + compatible =3D "nuvoton,nau8822"; + reg =3D <0x1a> ; + nuvoton,spk-btl; + }; +}; + &pinctrl { uart-grp { pinctrl_uart0: uart0-pins { @@ -98,6 +110,14 @@ pinctrl_uart16: uart16-pins { power-source =3D <1>; }; }; + + i2c-grp { + pinctrl_i2c2: i2c2-pins { + nuvoton,pins =3D <1 8 4>, + <1 9 4>; + bias-disable; + }; + }; }; =20 &uart0 { diff --git a/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi b/arch/arm64/boot/dts/= nuvoton/ma35d1.dtsi index e51b98f5bdce..fe9e0895beb4 100644 --- a/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi +++ b/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi @@ -372,6 +372,78 @@ uart15: serial@407f0000 { status =3D "disabled"; }; =20 + i2c0: i2c@40800000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40800000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C0_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C0>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c1: i2c@40810000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40810000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C1_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C1>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c2: i2c@40820000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40820000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C2_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C2>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c3: i2c@40830000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40830000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C3_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C3>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c4: i2c@40840000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40840000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C4_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C4>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + i2c5: i2c@40850000 { + compatible =3D "nuvoton,ma35d1-i2c"; + reg =3D <0x0 0x40850000 0x0 0x1000>; + interrupts =3D ; + clocks =3D <&clk I2C5_GATE>; + clock-frequency =3D <100000>; + resets =3D <&sys MA35D1_RESET_I2C5>; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + uart16: serial@40880000 { compatible =3D "nuvoton,ma35d1-uart"; reg =3D <0x0 0x40880000 0x0 0x100>; --=20 2.34.1