From nobody Sat Jun 13 13:14:56 2026 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 23E4B3A9631 for ; Wed, 10 Jun 2026 08:57:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781081874; cv=none; b=k3Xr4Bz/zj/9iVe1yKlSSL4b19+kVhCrkG1/V78rFA15sJuvVNY9KrFkcAEF3/jje+axkAQt/7oH9k7Je3KLWQBLdl0S8GzkTmpfN612AXZ2hDnVRIxcVNG5btEw3B8WmU3sTd9VEqaGnsXmHWJH57x/x7L/OiK/wvBcivMtQsM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781081874; c=relaxed/simple; bh=1npweHVp9OmRheT/zegFkBMOxoCfQB0An9chDs3xjhU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=e5jmn+1DxpzW5V7V0IQIZXUCZRt4KwAMJ6s1LFPvHZEKO79rwCu2BdRaMYx6Se89uxDPCj59uAjKlUyE+ltNEQzvNEoxiu7gtRQlSQgDQ7xBIv4l/ike8W7RIvizAEqnwsLhkufbId2tkGcfbZkvkDY06vbELjxa5gruuvTvFAk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com; spf=pass smtp.mailfrom=imd-tec.com; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b=MN7OfKMT; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b="MN7OfKMT" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-490a76757e5so42481615e9.2 for ; Wed, 10 Jun 2026 01:57:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=imd-tec.com; s=google; t=1781081870; x=1781686670; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=HGZDkKeFxbNnSDuxlFvYzVfY/JIiXBnOSQb+89u/BgQ=; b=MN7OfKMT6EWNpkpQJ2Gnr5fEFEWYcJRcGH1u2VHpwgDu5uObpNytSqoIS+oy4cBL64 3/TP2h42QejgJeM0xAOCoeynNFqiEAbFsJtdH5+jj6fcpZr+rMtOboa2xNwo7Hv+9O+6 e4iyI1JhhgwUYIDKksFBcRrVDJL4djN7w0YeGpGJLMsUBKLJ2ZQa0ISAM6UIc2fEL0WF gtLou6LihF76hPrkzB+sRbWnZl+wMx9wpB5t3EdGkrUzsBMTwXIZ7TLMIzSbJF496/p5 lrGKnp2uByzuiuHg1qQUbTVZGxx3VucXZh48lTSC7VaCDd1s9yj0sKcnfj13OMao/4jS VkdA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781081870; x=1781686670; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=HGZDkKeFxbNnSDuxlFvYzVfY/JIiXBnOSQb+89u/BgQ=; b=BpG6bLc0bDpihmi/uSWYk4G7RndxiU3Tc2lZiuQS/ctmeykmAkLa5T9zuFyhhzK+6U ZjZkyGjtWSFLTpJs0p+yBn9JLkOhYeDse0WMGoMRzvProb9+lsmyJOmg/wnU/x23bSaT 9Ubz/KYzEtGhxiFIk4eHkbOe0j7ngGdnjBKCzXDwXk97brVZnicZtAeuz0q0jiFNILHj cVKzYh9TenhGMeiIbTcsNkFc4t/0/pOYHyM+fASVTQv1WKE2GaZfwL0fkVtgzY1DcvMj /BZoDH35SS8OgCIjkEy3Y9QTPRFLGPTjOMCpOXuL5Qab+FZkwfvOk+0d7vFd56pPS3sA bmiQ== X-Forwarded-Encrypted: i=1; AFNElJ9GMJNvrjWaqyFbdZI3xnVmEp3kfCezbBsbTBtC3MFdcAlmuouPyB0XTKWIe2NTCHM5LGNLglx4zNTWUUk=@vger.kernel.org X-Gm-Message-State: AOJu0YzTkd8m6YwGvYoUzD9la3v9MhlmPe4p02+UxMp5aseCbm4718p+ zr7Ewk1eiWjrZIAgQ7fB9sJMqOldh6l1n3+fK9W7zRj82NnpG/2trUfIxeoY15ajir0= X-Gm-Gg: Acq92OHyCjzq4zEp/SNa1/fHdRbxi4ymAstMG8Ez+igKCO1n4BEl4nwNgr/qNTnMkDG DWE7jQrvQmCz6qzYoYVgWOX1Qgs7v6N1cKzIQS5JN7ELsgaMT4ZSnzSQ7aOA0g4oT3v6YJ/KTGT FSA5kfWEefIdwzHHjMxXL1qj0e4CRgXNs8YAoMlJolzd7yL1QiWYe/G9UOE/NUP5cUre5b848Dv sTRRoU91UPmytQGyBCF+i3HbgqxxWmql2B5OZ9u36oRG047i+Y+4pYAMJ1/0Kyn03b7NdAGW83d sID0ReZncEIL057DlAwnIqbDbyKcprvjt+qrN/UCqcuXzMc1ubusow0c8sV5HEykmnzzuec3awo 9kb5VGJeZTygrcNfMIb15L4i0CeDaDcLViMY1astF2wcCmpeiFCzXMAZNdhnq43UwqOjRKioVax qJxgdEG7GHp5XH/lEM+/vMOtMhoyccNqNQ2VYNXhSEQkpe4Jaj5J6C0EIYEiBdUjBpP5fa4tGHy uYPwHscuTodjwauNEsNBecqH/kd+hbw6Q== X-Received: by 2002:a05:600c:5488:b0:490:9d1b:f07f with SMTP id 5b1f17b1804b1-490c25b1277mr455620115e9.12.1781081869366; Wed, 10 Jun 2026 01:57:49 -0700 (PDT) Received: from [127.0.1.1] ([2a00:23c6:2736:8e01:fc17:adf2:34ee:6df]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-490bc40716bsm584495835e9.12.2026.06.10.01.57.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Jun 2026 01:57:49 -0700 (PDT) From: William Bright Date: Wed, 10 Jun 2026 09:57:45 +0100 Subject: [PATCH v4 1/4] dt-bindings: vendor-prefixes: Add IMDT Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260610-imdt-qcs8550-sbc-rfc-v4-1-358e71d606bc@imd-tec.com> References: <20260610-imdt-qcs8550-sbc-rfc-v4-0-358e71d606bc@imd-tec.com> In-Reply-To: <20260610-imdt-qcs8550-sbc-rfc-v4-0-358e71d606bc@imd-tec.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, William Bright X-Mailer: b4 0.15.2 Add IMDT (IMD Technologies Ltd) to the vendor prefixes list. Acked-by: Rob Herring (Arm) Signed-off-by: William Bright --- Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Docum= entation/devicetree/bindings/vendor-prefixes.yaml index 28784d66ae7b..1484442fa0d9 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -783,6 +783,8 @@ patternProperties: description: ILI Technology Corporation (ILITEK) "^imagis,.*": description: Imagis Technologies Co., Ltd. + "^imdt,.*": + description: IMD Technologies Ltd. "^img,.*": description: Imagination Technologies Ltd. "^imi,.*": --=20 2.43.0 From nobody Sat Jun 13 13:14:56 2026 Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com [209.85.128.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A1FE63AD530 for ; Wed, 10 Jun 2026 08:57:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781081874; cv=none; b=Bx3V+1G2FnKidB/Os32uAu77Q8AK+Mbpxksea9MN0WLjzkIH43+L+y9aCGuxm948knUrxl5CODk73OyqL0IrAq/NFPrLSd+xCBfRVTNcWj1hzraUPf5EIWGyrD8g4xz+4/Fisfx/Fu5P/w0HZmU+EWIw2GblKLMMHwtNM79Bhxw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781081874; c=relaxed/simple; bh=JPhO9x7o+eXG0DD7v/jS2/9/mNNS+zlAlSvQUO5urbM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=mv4pGIGnBcpQpiQiFVb+M7bgqaogSOYkkf65Yepam1Hk9HfmcsyWK/lW2hH0Zg3gZOCRahIhioJtngj/Ss8pnD6DK+EJZ+Cx6dz81P+sH6vudC0mnAQJWS5oAatqWSTvJSPEgzTaBRJSYBPTb03uHlBlxDqi2R6Re+DQLG27/48= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com; spf=pass smtp.mailfrom=imd-tec.com; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b=LMZcOLVg; arc=none smtp.client-ip=209.85.128.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b="LMZcOLVg" Received: by mail-wm1-f53.google.com with SMTP id 5b1f17b1804b1-490d1e54b3bso27360285e9.1 for ; Wed, 10 Jun 2026 01:57:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=imd-tec.com; s=google; t=1781081870; x=1781686670; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=WPtggOOglsf/NIJWJbOc45aOSt1dH8YIYoHoL72b/o0=; b=LMZcOLVgS9xHay/9bSWzjVLze8reib13vOvL+xwVNvFu5S94f5yXspQeqo7mQRfsD/ shb0RB76tCtcWEB8p3LU0HZTnCD9og5NXIyxnjXAvUHIiw1fBAfTi8hW01fHx/bjY+Ru P+sryujNlykxCGV7Y8CNX9tn4n2bLh0gRqf7XxY8ZqmhxViBVjKxsoqdrq1gtFXJajbR McFQ1y733nqIIKvhwWJeNVM3uHwWTFk8xrqGjeg/hCiCn2qqzmGiubkb6SK+L7NC6QyY vghmeA3owTZjTIObssCFybWGcNnfu2ixGezkDn3JHv5Gv3nGKwRbS5EHQsgy4Q7mB3Lq WbzQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781081870; x=1781686670; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=WPtggOOglsf/NIJWJbOc45aOSt1dH8YIYoHoL72b/o0=; b=oUGmy8e4BnRn8RTuBS4jcdlc0a9Wy1KRP0Ih4vqkYBttFqvdhgPO85/yXULBdiKuWx 3iC9hXe0LIPuiIuTduxGqnLMMSg0lRli7NiXUY0uWDk+MPjkn7gxL09k5nYYoau9s4ds 4Usgybo4RHWnCD2lhVg8zoptWKYYn03mDR0+5ldbv0W8l5NB45jgQMASogYuNRaiTImB lrK8JviuZS/9BFNugwlpt3ftvb9tSq+/boLpoeJq6rXC23jQ12nmib8EFdqXOCqnDfa4 4/1fEwHTN1wj+XjfRK1j4JR8RebUYpWGETUtF7qMuZLyukdmmLxQbTPuZA5XlLqSCJQk 5LnQ== X-Forwarded-Encrypted: i=1; AFNElJ8gQVMts9E958OPxAHYTXEsTCuTG329lxP2a2UYGIYHltX4MHPPnpY8n106/WFGy8Aocm+3Kecgq03meXo=@vger.kernel.org X-Gm-Message-State: AOJu0YwfIbO7qHSwy53jDFZ5chLVZNfnH8PywpN7xFgRImx48v+RJVta 9/Sl0pmwaESgGsNQsMlb3ByoDNxdLs+fzg/KkYSMWoj36QS3cwKSbjy9ISpFdzAIfmE= X-Gm-Gg: Acq92OE3EU7eO8IWgT4MYJhA03/ecsCfjINPHjRwD7Sf5EMNrRLb4F7qBvo7/nIjznC xxlqbsTQuQZ32bm4urikjHnJGrktoT6LxdrAPg2lGbQt1AnszifVAdVoWrFC67ePGPVTScDeVcO sDLQVQ1h06uutatA7EbQV5wmWMsNhsygE8Ou3xIphycXGSHj/uPLwAFX/kkafawiI2v06clrpWm uj5f/2OIXSgXb0+xaJPpWirOnkOjRqsjcuIU+jPwgs42GNN/rk/nj760gR/GVScEbxagwjldIS4 DuLW3/dNcQJZb3O9/AgBOQagTEls7Tl4YZMuPJgYwpnHzot7KCF8alyTtrk9VoMlSI/5tDIRV9Z iH+MJdzr2v0ah7DqMRy6tmdcts16IRKR62q0oBsBq0xAu29BDzZyVsEyIIz3UurJJ5d2XVHKbbl lwOEGsMmbbnJXU7r0gpx0ww8j9jsgvRSUmVPhek5r4wT+CUsasyaFX8cAHO6Fv5eoXG1V0dvQqz esLQQB7+yJTRYR8Sgt4Dx0dOf/YcO6hgg== X-Received: by 2002:a05:600c:34cb:b0:48e:6db3:ff3a with SMTP id 5b1f17b1804b1-490c25b09a2mr399439675e9.16.1781081870227; Wed, 10 Jun 2026 01:57:50 -0700 (PDT) Received: from [127.0.1.1] ([2a00:23c6:2736:8e01:fc17:adf2:34ee:6df]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-490bc40716bsm584495835e9.12.2026.06.10.01.57.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Jun 2026 01:57:49 -0700 (PDT) From: William Bright Date: Wed, 10 Jun 2026 09:57:46 +0100 Subject: [PATCH v4 2/4] dt-bindings: arm: qcom: Document IMDT QCS8550 SBC/SoM Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260610-imdt-qcs8550-sbc-rfc-v4-2-358e71d606bc@imd-tec.com> References: <20260610-imdt-qcs8550-sbc-rfc-v4-0-358e71d606bc@imd-tec.com> In-Reply-To: <20260610-imdt-qcs8550-sbc-rfc-v4-0-358e71d606bc@imd-tec.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, William Bright X-Mailer: b4 0.15.2 Document the IMDT QCS8550 SBC which consists of an IMDT QCS8550 SoM soldered onto an IMDT QCS8550 carrier board. Acked-by: Rob Herring (Arm) Signed-off-by: William Bright --- Documentation/devicetree/bindings/arm/qcom.yaml | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentatio= n/devicetree/bindings/arm/qcom.yaml index 50cc18a6ec5e..ccd7b478e5c9 100644 --- a/Documentation/devicetree/bindings/arm/qcom.yaml +++ b/Documentation/devicetree/bindings/arm/qcom.yaml @@ -1105,6 +1105,13 @@ properties: - sony,pdx234 - const: qcom,sm8550 =20 + - items: + - enum: + - imdt,qcs8550-sbc + - const: imdt,qcs8550-som + - const: qcom,qcs8550 + - const: qcom,sm8550 + - items: - enum: - qcom,qcs8550-aim300-aiot --=20 2.43.0 From nobody Sat Jun 13 13:14:56 2026 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AD6543B14D2 for ; Wed, 10 Jun 2026 08:57:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781081875; cv=none; b=rPNHaqxG2cLi9voGKr7nRv4R4njE1Dcgj86g3c2Wxpdxn6GNgwbhPFm20tatpztVEcdzap65FuzXVJCaD745X3uj5vvQ7cBd6cZ8+EIK86nEq8J0g5q9eOzpj9hY6f03I9dGxd55IOrCeSfvRPBeflwZHQuuIiAVUFhrEbON5ME= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781081875; c=relaxed/simple; bh=Mnnxuq2eZ8tsRaH/ufj6s7SA0qMAJ4hyTTY2hqOMfx8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Wxt8xVQiXdHw39uOpdL/dXEHFi77HnDcN4wkP5Z1Nj6kSX7ab7GudZZMbMI2QPV4YCizJx2Ag7lQPHsyINWXi4hQdtAdnrqf3DVA1rsiCfTNRwxNHYf3u0+oYsAX8McEnLx14ejl2pI3RCila5PTdbgXhH5vadE9Wu9MHqzGYdw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com; spf=pass smtp.mailfrom=imd-tec.com; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b=KBMr+8EY; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b="KBMr+8EY" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-490cf322ed0so26160305e9.1 for ; Wed, 10 Jun 2026 01:57:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=imd-tec.com; s=google; t=1781081871; x=1781686671; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=YpFBR8vK9TrVNA6e6JOQxo4ioRO0Y0TVi7N3ZPrE7xQ=; b=KBMr+8EYTgM0sOpXizaAeBoYC9NFJRPUALfCnvMFqguJ9BAmeOqi+NZCGzfbqXB3ub pCzh3RwNhdpya8ERgttlXlZfe1dumVx5yKqLbK2pka0F+JTC+uQsttHtIR0fyAy8AO0K ORSn+3jVHpHHfbX7clI6wKKVK3MsAnlOB5gbgfvUMsX7lAICWeN4/fCrW8h80atr18U/ H7FPVMQYRcXAw+DR3cjkfwuiPAVA5jFXGTgmrMm5LIuO8PpvFBrJ4GPYTLDIZn5BAShd 0WqnUl/eTzMQCPeKPhi6Je1n6Nc4LRYxgBfzw/T+pbcPF5lJNQGpxxGd+CTsI4YjTWTT 0wKg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781081871; x=1781686671; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=YpFBR8vK9TrVNA6e6JOQxo4ioRO0Y0TVi7N3ZPrE7xQ=; b=IfDJyraSe+D/PNSauloTqcwiqTwqqtbBs5ZJonBONJhd704cldLuZRj+7K/LyUqxSo FvyLnwLq0qStfgbtirQJ0GLjTWUzn0XhgnUP4XZSI/0GJ8EPH73Tkf8dBLB8WKNJMP5k 8gFI4DLDMN4AZ4rhN867Mopp/h/LgYSWlX6HPOXLl22QHIjXkL2LR1cPCi4fqKbhIFXf ku52mEsIi3wzBna5acJ06cgieRnuncbV05Pm3kpVeyEix4HdoMPaebN9h8HHles7nD8/ C7w8nJkn3SGrgHpqSVHpcDq2pSMjKnmmsIy9siUQU/4RnlOg42UYrsX4bhQOvb4fkOBj u47Q== X-Forwarded-Encrypted: i=1; AFNElJ/ritRFMOTcxh26n48jhC4yR5VyMRzcMDXNPb3c4nkj9dYJ4THcqsSWk4gTNvTZTVadIo4fpUQHQpWg8r0=@vger.kernel.org X-Gm-Message-State: AOJu0YwHVmrLIT52k+MdAUlDcTbIrQWHLhGarrS94me7ENMu+DBUUutG 8/Tvf9Wyj7b8fItM0BtBruZytSCvCl7tTe7wzyLuUiF8AK4UD+dvKPAGGGYr8NuvOik= X-Gm-Gg: Acq92OGRAnbexa8vfm1KvaiPskafsjXpevQli7GJ0exrkVKCwAs6Yixk1TNh+LHfNyz mdkMSYsmNv9vLjf6kTRPEhKWSJHHvDCfxLZb6CRA/86GC2mOwkkPvLZgQe7yp3W8y51S7fZSwzz 7jPXBrm0vB4Te4aX2czrYKyR4xaSIMgUbr10DWYJcql6tDWdj88b9S0xxDo9sCQTwmdhixu8P/b jOuM8B3ls/YGy9M90iFhQEQM2uyZFNsOr661R8xsfgI5lG1JhWyv6AfKuqSHkbGZ0FYxd4f/c5T ZnzbygYRktBXoFZfyRIoBLca8ewRHmmWYyQj1GMv6q7cYf+oIVYFGyMYit92VCh/0ZstfpCpF13 INe6+F2MCLmDKBzvvTRQms9Z0X28J8F2iS+bP/q+3GU85He7yrweewewXa3umEbsJsJdX8v/b8p r+qTaLSm5Rj3eDuOjiqzLQeXL186x4WdWanoWMPIQspj04Rvl5BsJu3QfNqU1ysSkWajPm2aiwm pXck/NXv6R2s8gzlpBhZL3OI3IDacgxTg== X-Received: by 2002:a05:600c:4447:b0:490:d3ef:fa62 with SMTP id 5b1f17b1804b1-490d3effb46mr119585635e9.20.1781081871130; Wed, 10 Jun 2026 01:57:51 -0700 (PDT) Received: from [127.0.1.1] ([2a00:23c6:2736:8e01:fc17:adf2:34ee:6df]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-490bc40716bsm584495835e9.12.2026.06.10.01.57.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Jun 2026 01:57:50 -0700 (PDT) From: William Bright Date: Wed, 10 Jun 2026 09:57:47 +0100 Subject: [PATCH v4 3/4] arm64: dts: qcom: Add IMDT QCS8550 SoM Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260610-imdt-qcs8550-sbc-rfc-v4-3-358e71d606bc@imd-tec.com> References: <20260610-imdt-qcs8550-sbc-rfc-v4-0-358e71d606bc@imd-tec.com> In-Reply-To: <20260610-imdt-qcs8550-sbc-rfc-v4-0-358e71d606bc@imd-tec.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, William Bright X-Mailer: b4 0.15.2 The IMDT QCS8550 SoM is a System-on-Module from IMD Technologies Ltd built around the Qualcomm QCS8550 SoC. It is intended to be soldered onto a carrier board that supplies VPH_PWR and exposes the off-module peripherals. Add qcs8550-imdt-som.dtsi describing the SoM's PMICs (PM8550, PM8550VE, PM8550VS, PMK8550) and the apps_rsc PMIC outputs. Compared to other SM8550/QCS8550 boards, this SoM excludes the PM8550B charger PMIC. Assisted-by: Claude:claude-opus-4.7 Signed-off-by: William Bright --- arch/arm64/boot/dts/qcom/qcs8550-imdt-som.dtsi | 319 +++++++++++++++++++++= ++++ 1 file changed, 319 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs8550-imdt-som.dtsi b/arch/arm64/bo= ot/dts/qcom/qcs8550-imdt-som.dtsi new file mode 100644 index 000000000000..816cbd254dea --- /dev/null +++ b/arch/arm64/boot/dts/qcom/qcs8550-imdt-som.dtsi @@ -0,0 +1,319 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) 2026 IMD Technologies Ltd + */ + +#include +#include "qcs8550.dtsi" +#include "pm8550.dtsi" +#define PMK8550VE_SID 5 +#include "pm8550ve.dtsi" +#include "pm8550vs.dtsi" +#include "pmk8550.dtsi" + +&apps_rsc { + regulators-0 { + compatible =3D "qcom,pm8550-rpmh-regulators"; + qcom,pmic-id =3D "b"; + + vdd-l1-l4-l10-supply =3D <&vreg_s6g_1p86>; + vdd-l2-l13-l14-supply =3D <&vreg_bob1>; + vdd-l3-supply =3D <&vreg_s4g_1p25>; + vdd-l5-l16-supply =3D <&vreg_bob1>; + vdd-l6-l7-supply =3D <&vreg_bob1>; + vdd-l8-l9-supply =3D <&vreg_bob1>; + vdd-l11-supply =3D <&vreg_s4g_1p25>; + vdd-l12-supply =3D <&vreg_s6g_1p86>; + vdd-l15-supply =3D <&vreg_s6g_1p86>; + vdd-l17-supply =3D <&vreg_bob2>; + + /* + * PMIC outputs whose testpoints lack capacitors are + * omitted to prevent accidental use: + * L1B_1P8, L4B_1P8, L6B_1P8, L7B_1P8, L8B_1P8, + * L13B_3P0, L14B_3P2. + * Other outputs are unused. + */ + vreg_bob1: bob1 { + regulator-name =3D "vreg_bob1"; + regulator-min-microvolt =3D <3296000>; + regulator-max-microvolt =3D <3960000>; + regulator-initial-mode =3D ; + }; + + vreg_bob2: bob2 { + regulator-name =3D "vreg_bob2"; + regulator-min-microvolt =3D <2720000>; + regulator-max-microvolt =3D <3960000>; + regulator-initial-mode =3D ; + }; + + vreg_l5b_3p1: ldo5 { + regulator-name =3D "vreg_l5b_3p1"; + regulator-min-microvolt =3D <3104000>; + regulator-max-microvolt =3D <3104000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l15b_1p8: ldo15 { + regulator-name =3D "vreg_l15b_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l17b_2p5: ldo17 { + regulator-name =3D "vreg_l17b_2p5"; + regulator-min-microvolt =3D <2504000>; + regulator-max-microvolt =3D <2504000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-1 { + compatible =3D "qcom,pm8550vs-rpmh-regulators"; + qcom,pmic-id =3D "c"; + + vdd-l1-supply =3D <&vreg_s4g_1p25>; + vdd-l2-supply =3D <&vreg_s4e_0p95>; + vdd-l3-supply =3D <&vreg_s4e_0p95>; + + vreg_l3c_0p9: ldo3 { + regulator-name =3D "vreg_l3c_0p9"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-2 { + compatible =3D "qcom,pm8550vs-rpmh-regulators"; + qcom,pmic-id =3D "d"; + + vdd-l1-supply =3D <&vreg_s4e_0p95>; + vdd-l2-supply =3D <&vreg_s4e_0p95>; + vdd-l3-supply =3D <&vreg_s4e_0p95>; + + vreg_l1d_0p88: ldo1 { + regulator-name =3D "vreg_l1d_0p88"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <920000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + /* ldo2 supplies SM8550 VDD_LPI_MX */ + }; + + regulators-3 { + compatible =3D "qcom,pm8550vs-rpmh-regulators"; + qcom,pmic-id =3D "e"; + + vdd-l1-supply =3D <&vreg_s4e_0p95>; + vdd-l2-supply =3D <&vreg_s4e_0p95>; + vdd-l3-supply =3D <&vreg_s4g_1p25>; + + vreg_s4e_0p95: smps4 { + regulator-name =3D "vreg_s4e_0p95"; + regulator-min-microvolt =3D <904000>; + regulator-max-microvolt =3D <984000>; + regulator-initial-mode =3D ; + }; + + vreg_s5e_1p08: smps5 { + regulator-name =3D "vreg_s5e_1p08"; + regulator-min-microvolt =3D <1080000>; + regulator-max-microvolt =3D <1120000>; + regulator-initial-mode =3D ; + }; + + vreg_l1e_0p88: ldo1 { + regulator-name =3D "vreg_l1e_0p88"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <880000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2e_0p9: ldo2 { + regulator-name =3D "vreg_l2e_0p9"; + regulator-min-microvolt =3D <904000>; + regulator-max-microvolt =3D <970000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3e_1p2: ldo3 { + regulator-name =3D "vreg_l3e_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-4 { + compatible =3D "qcom,pm8550ve-rpmh-regulators"; + qcom,pmic-id =3D "f"; + + vdd-l1-supply =3D <&vreg_s4e_0p95>; + vdd-l2-supply =3D <&vreg_s4e_0p95>; + vdd-l3-supply =3D <&vreg_s4e_0p95>; + + vreg_s4f_0p5: smps4 { + regulator-name =3D "vreg_s4f_0p5"; + regulator-min-microvolt =3D <500000>; + regulator-max-microvolt =3D <700000>; + regulator-initial-mode =3D ; + }; + + vreg_l1f_0p9: ldo1 { + regulator-name =3D "vreg_l1f_0p9"; + regulator-min-microvolt =3D <912000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2f_0p88: ldo2 { + regulator-name =3D "vreg_l2f_0p88"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3f_0p88: ldo3 { + regulator-name =3D "vreg_l3f_0p88"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-5 { + compatible =3D "qcom,pm8550vs-rpmh-regulators"; + qcom,pmic-id =3D "g"; + + vdd-l1-supply =3D <&vreg_s4g_1p25>; + vdd-l2-supply =3D <&vreg_s4g_1p25>; + vdd-l3-supply =3D <&vreg_s4g_1p25>; + + vreg_s1g_1p25: smps1 { + regulator-name =3D "vreg_s1g_1p25"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1300000>; + regulator-initial-mode =3D ; + }; + + vreg_s2g_0p85: smps2 { + regulator-name =3D "vreg_s2g_0p85"; + regulator-min-microvolt =3D <800000>; + regulator-max-microvolt =3D <1000000>; + regulator-initial-mode =3D ; + }; + + vreg_s3g_0p8: smps3 { + regulator-name =3D "vreg_s3g_0p8"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1004000>; + regulator-initial-mode =3D ; + }; + + vreg_s4g_1p25: smps4 { + regulator-name =3D "vreg_s4g_1p25"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1352000>; + regulator-initial-mode =3D ; + }; + + vreg_s5g_0p85: smps5 { + regulator-name =3D "vreg_s5g_0p85"; + regulator-min-microvolt =3D <500000>; + regulator-max-microvolt =3D <1004000>; + regulator-initial-mode =3D ; + }; + + vreg_s6g_1p86: smps6 { + regulator-name =3D "vreg_s6g_1p86"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + }; + + vreg_l1g_1p2: ldo1 { + regulator-name =3D "vreg_l1g_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3g_1p2: ldo3 { + regulator-name =3D "vreg_l3g_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; +}; + +&pm8550vs_c { + status =3D "okay"; +}; + +&pm8550vs_d { + status =3D "okay"; +}; + +&pm8550vs_d_gpios { + status =3D "okay"; +}; + +&pm8550vs_e { + status =3D "okay"; +}; + +&pm8550vs_g { + status =3D "okay"; +}; + +&sleep_clk { + clock-frequency =3D <32764>; +}; + +&xo_board { + clock-frequency =3D <76800000>; +}; --=20 2.43.0 From nobody Sat Jun 13 13:14:56 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9D76F3B38A9 for ; Wed, 10 Jun 2026 08:57:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781081876; cv=none; b=P6qklTWdtTLRqTNK4K8WgNYqlSYZytPcjIHaRqenwcWpjuhg7tPhrhXcFiynYhEmTrb6VHb1BsfIcROn2IC5nkSv+O2dW+jugI/XHrfwnxMY2s0P+HjAqBDch8UQ7PDI5drWn6Ab/04dKf2Kntf/6IPePsBOBbhS31OdSXmhbuo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781081876; c=relaxed/simple; bh=Bmb/jdb79ScNfgEaQhXxzYFAKPMo6ICZ/HkJlSn3W9s=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=oJctYyIDagowk52rB8ekkr3dJHNMMh1zdLfXiJC1TMqclEzxRjumIIc5ci8BUJnaOxIcdT7p/qLCIklVcRRjLJachSWDexG12W4A1UFBPfCJ/vvbn8XXCNLwSYCR6RRPDnksd9+HUFVXks3OdQdE23D0ofjrjHjSdHkPw84msqE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com; spf=pass smtp.mailfrom=imd-tec.com; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b=HoGmEyMc; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b="HoGmEyMc" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-490cf3000f0so37908135e9.1 for ; Wed, 10 Jun 2026 01:57:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=imd-tec.com; s=google; t=1781081872; x=1781686672; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=+6P4VpUR3VCsOUPgNYgmKJmSrYMEeTa2/05tV33mp2c=; b=HoGmEyMcXnkCE0oZqj2wBddPO99GjQeMunRBOVK444bE3R0UjJ3Rlr7sBgFMNKZBEu 7uqHuH0iD/eUKnfTcMJkO1j/nGQM/UIEQZCrAEGrmtiBy9PNWslKdXkewyYiTAIup9jb ZGkqbwfUjSi6J0V6UXUfc4c1rF9/OT5tSJKCNBiygm7YIWdrigxzxEVgwViPUVRU7hFr d3mYHIHW0uDVZlJJ9LWkUhWmRifqhVw4OkG47A+gKdzNGQKIjqfdmLnXC7ss9WAIVfVh abuG1J+pzPmpvo7bd1CB6slfZfNRyeJeMcKN78D3ZS/LeRsQfWo5AHNbSlXkawGkyxtf nPJg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781081872; x=1781686672; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=+6P4VpUR3VCsOUPgNYgmKJmSrYMEeTa2/05tV33mp2c=; b=XTGOdwdPpv2ruOKtkiVGXhgHuTyC13Jpq76EfMNfIpbw8ISpMs8KmyIcPNwA0hagkW PQAILiZX14NGNgU4PsdevaG7xHMmIFmsYmPODSTyXID/3aqMlvfzBlnGo+O7JU+RlTBc Q0Fl5oiL3NX0xKk1fQGepg5ztXr7SH+i5l9jSM/pAYuBc+p458R1Yk2vdUKsmQgG9C2k n0o1THrX1uVrbMLIXfBHvdSCdssoTckr7q5qRhrtL5elJ2+C7poa7wm/ca7BbNmk2emM L6YMYwBvJycHu3y0MD9a9ZF49xMKq0PlN+a3zPdbX/fDL5oCFUvqK/liywsqaqfUtQ7k 5arg== X-Forwarded-Encrypted: i=1; AFNElJ8QS2KQ3lBcYDOw9RD1IPAy6RRb4uswwlv4nF70OTeBA4ehd/MBRuXL6Z6abpjllxlNhfnez9QXec1SzzQ=@vger.kernel.org X-Gm-Message-State: AOJu0YwoCMPVpOeC17hWZiB6jzhJ7ftOJ7HBRURJ5ZLJUiHSjS9TcY+R 1J7qRjn6SfVw0McuznZqhYniH1XVmfKD41ln3RhopnichkBc7HgkZEzpK98Z83tip34= X-Gm-Gg: Acq92OGS1r9+M8QRsDLtrxzKU/Tg3G7V15sbUNvqzHaDzN67UaYKrN1uLGH3lzvgxtj GNLcMsM9JVj9Pnxm5c6qfxhu4nOf7hC5GOKmEhv1FmGnNErFBKj2J6OqU2Xfpr+/Rn+V3iaaWLw 6d8oJ7Y7GvIoyJYeG3FF5co0w0k5FqRCqEBavFsvzcYnV0tC0nShlUxeNqpthIhR3f3F8CJJsnA 8NI3dIaQOyp0q3j/YGl1io3z1Is7NgPG4NvAvZJ1CVOKMvZoVymS5y+OFxK6dsKBNnvgMup3l7q 3u8A7RUBj3PIwsWOijIoPIBE4W/6CJPAgTkqoWaGf0F7wla4atK61TKFmgWWelxJ2ujWQwQwYPU TIo+HeByvMmtmL7yZUV2Eegbll1Mg+Qx+5i0+YpPlTpHkKrFD7pu7+o33SsWO6iV5P//MpUdQ9K YLX1E+bkIj5OFw3o1DF0/QkO26+o4EQgWi2FtleaWUPe9hDRjXkq9N5/FQqdfq+/S/Q2d52gpL9 90Aht07eUnlzM9FBuMZTpJRmbWfrdHW9SNSDoJ4ilIp X-Received: by 2002:a05:600c:528f:b0:490:c7dd:de3e with SMTP id 5b1f17b1804b1-490c7dddf1fmr302388405e9.31.1781081872046; Wed, 10 Jun 2026 01:57:52 -0700 (PDT) Received: from [127.0.1.1] ([2a00:23c6:2736:8e01:fc17:adf2:34ee:6df]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-490bc40716bsm584495835e9.12.2026.06.10.01.57.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Jun 2026 01:57:51 -0700 (PDT) From: William Bright Date: Wed, 10 Jun 2026 09:57:48 +0100 Subject: [PATCH v4 4/4] arm64: dts: qcom: Add IMDT QCS8550 SBC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260610-imdt-qcs8550-sbc-rfc-v4-4-358e71d606bc@imd-tec.com> References: <20260610-imdt-qcs8550-sbc-rfc-v4-0-358e71d606bc@imd-tec.com> In-Reply-To: <20260610-imdt-qcs8550-sbc-rfc-v4-0-358e71d606bc@imd-tec.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, William Bright X-Mailer: b4 0.15.2 The IMDT QCS8550 SBC is a two-board design from IMD Technologies Ltd built around the Qualcomm QCS8550 SoC. An IMDT QCS8550 SoM is soldered onto the IMDT QCS8550 carrier board that supplies VPH_PWR and exposes the off-module peripherals. With this DTS, the board can boot to shell with a UFS rootfs with debugging through uart7. USB and ethernet also are fully functional. Features enabled are: - On-board regulators - uSD - UART - UFS - PCIe0 - PCIe1 - USB (gadget only) - Ethernet via LAN7430 (PCIe1) - ADSP, CDSP Assisted-by: Claude:claude-opus-4.7 Signed-off-by: William Bright --- arch/arm64/boot/dts/qcom/Makefile | 1 + arch/arm64/boot/dts/qcom/qcs8550-imdt-sbc.dts | 392 ++++++++++++++++++++++= ++++ 2 files changed, 393 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 6f33c4e2f09c..26b78cd9127e 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -190,6 +190,7 @@ qcs8300-ride-el2-dtbs :=3D qcs8300-ride.dtb monaco-el2.= dtbo =20 dtb-$(CONFIG_ARCH_QCOM) +=3D qcs8300-ride-el2.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D qcs8550-aim300-aiot.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D qcs8550-imdt-sbc.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D qcs9100-ride.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D qcs9100-ride-r3.dtb =20 diff --git a/arch/arm64/boot/dts/qcom/qcs8550-imdt-sbc.dts b/arch/arm64/boo= t/dts/qcom/qcs8550-imdt-sbc.dts new file mode 100644 index 000000000000..e8afe683c962 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/qcs8550-imdt-sbc.dts @@ -0,0 +1,392 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) 2026 IMD Technologies Ltd + */ + +/dts-v1/; + +#include "qcs8550-imdt-som.dtsi" + +/ { + model =3D "IMDT QCS8550 SBC"; + compatible =3D "imdt,qcs8550-sbc", "imdt,qcs8550-som", + "qcom,qcs8550", "qcom,sm8550"; + chassis-type =3D "embedded"; + + aliases { + serial0 =3D &uart7; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + /* Enables 5V_PER, 3V3_PER and 1V8_PER rails. These rails + * aren't used by anything within the device-tree but are used + * for on board logic level conversion and as rails for + * pull-ups. + */ + per_pwr: regulator-per-pwr { + compatible =3D "regulator-fixed"; + regulator-name =3D "per_pwr"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pwr_per_en_default>; + + gpio =3D <&tlmm 142 GPIO_ACTIVE_HIGH>; + enable-active-high; + + regulator-always-on; + regulator-boot-on; + }; + + sdhci_2_vqmmc: regulator-sdhci-2-vqmmc { + compatible =3D "regulator-gpio"; + + regulator-name =3D "sdhci_2_vqmmc"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + regulator-type =3D "voltage"; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&sd_vset_default>; + + gpios =3D <&tlmm 4 GPIO_ACTIVE_HIGH>; + enable-active-high; + + gpios-states =3D <0>; + states =3D <3300000 0>, + <1800000 1>; + + startup-delay-us =3D <10000>; + }; + + vph_pwr: regulator-vph-pwr { + compatible =3D "regulator-fixed"; + regulator-name =3D "vph_pwr"; + regulator-min-microvolt =3D <3700000>; + regulator-max-microvolt =3D <3700000>; + regulator-always-on; + regulator-boot-on; + }; +}; + +&apps_rsc { + regulators-0 { + vdd-bob1-supply =3D <&vph_pwr>; + vdd-bob2-supply =3D <&vph_pwr>; + }; + + regulators-3 { + vdd-s4-supply =3D <&vph_pwr>; + vdd-s5-supply =3D <&vph_pwr>; + }; + + regulators-4 { + vdd-s4-supply =3D <&vph_pwr>; + }; + + regulators-5 { + vdd-s1-supply =3D <&vph_pwr>; + vdd-s2-supply =3D <&vph_pwr>; + vdd-s3-supply =3D <&vph_pwr>; + vdd-s4-supply =3D <&vph_pwr>; + vdd-s5-supply =3D <&vph_pwr>; + vdd-s6-supply =3D <&vph_pwr>; + }; +}; + +&gpi_dma1 { + status =3D "okay"; +}; + +&gpu { + status =3D "okay"; +}; + +&gpu_zap_shader { + firmware-name =3D "qcom/sm8550/a740_zap.mbn"; + /* Zap shader doesn't load so is disabled */ + status =3D "disabled"; +}; + +&i2c_master_hub_0 { + status =3D "okay"; +}; + +&i2c_hub_2 { + clock-frequency =3D <400000>; + status =3D "okay"; + + ptn3222: redriver@43 { + compatible =3D "nxp,ptn3222"; + reg =3D <0x43>; + #phy-cells =3D <0>; + + vdd1v8-supply =3D <&vreg_l15b_1p8>; + vdd3v3-supply =3D <&vreg_l5b_3p1>; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&eusb2_repeater_reset_default>; + + reset-gpios =3D <&pm8550vs_d_gpios 4 GPIO_ACTIVE_LOW>; + }; +}; + +&ipa { + qcom,gsi-loader =3D "self"; + memory-region =3D <&ipa_fw_mem>; + firmware-name =3D "qcom/sm8550/ipa_fws.mbn"; + status =3D "okay"; +}; + +&iris { + status =3D "okay"; +}; + +&pcie0 { + wake-gpios =3D <&tlmm 96 GPIO_ACTIVE_HIGH>; + perst-gpios =3D <&tlmm 94 GPIO_ACTIVE_LOW>; + + /* + * pcie0 hosts the M.2 Key-E slot. Apply the SDIO + * reset de-assert here so any module's chip enable is settled + * before pcie0 trains its link. + */ + pinctrl-0 =3D <&pcie0_default_state>, <&m2e_sdio_resetn_default>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&pcie0_phy { + vdda-phy-supply =3D <&vreg_l1e_0p88>; + vdda-pll-supply =3D <&vreg_l3e_1p2>; + + status =3D "okay"; +}; + +&pcie1 { + wake-gpios =3D <&tlmm 99 GPIO_ACTIVE_HIGH>; + perst-gpios =3D <&tlmm 97 GPIO_ACTIVE_LOW>; + + /* + * pcie_switch_sel_default and gbe_reset_default are board-init + * lines that must be stable before pcie1 trains its link: the + * PCIe switch needs its mode-select strap settled, and the + * downstream LAN743x must be out of reset to enumerate. + * Applying them via pcie1's pinctrl-0 fires them during + * qcom-pcie probe, before bus enumeration. + */ + pinctrl-0 =3D <&pcie1_default_state>, + <&pcie_switch_sel_default>, + <&gbe_reset_default>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&pcie1_phy { + vdda-phy-supply =3D <&vreg_l3c_0p9>; + vdda-pll-supply =3D <&vreg_l3e_1p2>; + vdda-qref-supply =3D <&vreg_l1e_0p88>; + + status =3D "okay"; +}; + +&pm8550_gpios { + sd_card_detect_default: sd-card-detect-default-state { + pins =3D "gpio12"; + function =3D "normal"; + input-enable; + output-disable; + bias-disable; + power-source =3D <1>; /* 1.8 V */ + }; +}; + +&pm8550vs_d_gpios { + eusb2_repeater_reset_default: eusb2-repeater-reset-default-state { + pins =3D "gpio4"; + function =3D "normal"; + + input-enable; + output-enable; + bias-disable; + + drive-push-pull; + power-source =3D <1>; /* 1.8V */ + qcom,drive-strength =3D <3>; + }; +}; + +&pon_pwrkey { + status =3D "okay"; +}; + +&pon_resin { + linux,code =3D ; + + status =3D "okay"; +}; + +&qupv3_id_0 { + status =3D "okay"; +}; + +&qupv3_id_1 { + status =3D "okay"; +}; + +&remoteproc_adsp { + firmware-name =3D "qcom/sm8550/adsp.mbn", + "qcom/sm8550/adsp_dtb.mbn"; + status =3D "okay"; +}; + +&remoteproc_cdsp { + firmware-name =3D "qcom/sm8550/cdsp.mbn", + "qcom/sm8550/cdsp_dtb.mbn"; + status =3D "okay"; +}; + +&sdc2_default { + clk-pins { + drive-strength =3D <16>; + }; + + cmd-pins { + /delete-property/ bias-pull-up; + bias-disable; + drive-strength =3D <16>; + }; + + data-pins { + /delete-property/ bias-pull-up; + bias-disable; + drive-strength =3D <16>; + }; +}; + +&sdhc_2 { + cd-gpios =3D <&pm8550_gpios 12 GPIO_ACTIVE_LOW>; + + pinctrl-0 =3D <&sdc2_default>, <&sd_card_detect_default>; + pinctrl-1 =3D <&sdc2_default>, <&sd_card_detect_default>; + pinctrl-names =3D "default", "sleep"; + + vqmmc-supply =3D <&sdhci_2_vqmmc>; + + bus-width =3D <4>; + no-sdio; + no-mmc; + + status =3D "okay"; +}; + +&tlmm { + /* Reserved I/Os for NFC */ + gpio-reserved-ranges =3D <32 8>; + + pwr_per_en_default: pwr-per-en-default-state { + pwr-per-en-pins { + pins =3D "gpio142"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + }; + }; + + sd_vset_default: sd-vset-default-state { + sd-vset-pins { + pins =3D "gpio4"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + }; + }; + + /* + * Drive LAN743x reset high (de-asserted) when pcie1 probes, + * so the PHY enumerates on the bus. + */ + gbe_reset_default: gbe-reset-default-state { + pins =3D "gpio138"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + output-high; + }; + + /* + * We drive this GPIO physically high on the M2 Key-E connector + * to make sure the module is enabled. An M2 Key-E module could + * be using this pin as a chip enable. + */ + m2e_sdio_resetn_default: m2e-sdio-resetn-default-state { + pins =3D "gpio41"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + output-high; + }; + + /* Force the on-board PCIe switch to select the GbE upstream + * port. + */ + pcie_switch_sel_default: pcie-switch-sel-default-state { + pins =3D "gpio16"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + output-low; + }; +}; + +&uart7 { + status =3D "okay"; +}; + +&ufs_mem_hc { + reset-gpios =3D <&tlmm 210 GPIO_ACTIVE_LOW>; + + vcc-supply =3D <&vreg_l17b_2p5>; + vcc-max-microamp =3D <1300000>; + vccq-supply =3D <&vreg_l1g_1p2>; + vccq-max-microamp =3D <1200000>; + vdd-hba-supply =3D <&vreg_l3g_1p2>; + + status =3D "okay"; +}; + +&ufs_mem_phy { + vdda-phy-supply =3D <&vreg_l1d_0p88>; + vdda-pll-supply =3D <&vreg_l3e_1p2>; + + status =3D "okay"; +}; + +&usb_1 { + /delete-property/ usb-role-switch; + dr_mode =3D "peripheral"; + + status =3D "okay"; +}; + +&usb_1_hsphy { + vdd-supply =3D <&vreg_l1e_0p88>; + vdda12-supply =3D <&vreg_l3e_1p2>; + + phys =3D <&ptn3222>; + + status =3D "okay"; +}; + +&usb_dp_qmpphy { + vdda-phy-supply =3D <&vreg_l3e_1p2>; + vdda-pll-supply =3D <&vreg_l3f_0p88>; + + status =3D "okay"; +}; --=20 2.43.0