From nobody Tue Jun 16 19:37:27 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A0E0C328635 for ; Tue, 9 Jun 2026 14:16:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781014578; cv=none; b=qHlNytxN2QPN4Vv4ix8sRpJrECCczsDyjNoqHivZR+lftwt9Rw7JYQl2mX7EthZ54NiiXfdcucF2LCu77oXFjvu60jx56ma/cp26SKft1fAEB6Qx7Su/SQ9JeUFLh6P5RLSgCPjziol+/TV9VG42hqfbPcGsDEh5gjCMeMSgzOM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781014578; c=relaxed/simple; bh=5NAzrmk0t3lFiQOkyaweZdbL5CP++nCXPQytojjnAlQ=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=LYeapvemAmkjI7frffYRjPzwWAaHfwI5cZEViBPmir9Ufp6nHlxp4c1VLu0H674Zi+W1hzEm7MLlkU0a8l2x99CG45xHrqft1vZcJXaWllGlQ3LIKl0ZHtoxQ8LHMw2aFzRSL0ZOIivEsmQ6zylWHMuI8YS+u8NHHnJhuSncf4c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=JZyB82S2; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=cMz6uajl; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="JZyB82S2"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="cMz6uajl" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 659ClKcJ652175 for ; Tue, 9 Jun 2026 14:16:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:message-id:mime-version :subject:to; s=qcppdkim1; bh=ZtOi0P9k/7UK6+Jnm1HM9XkoMXP0zRVjIqr t1SxzwWw=; b=JZyB82S2qfYyBgAh1VAEvZlrJ6ay+KmSoSdXWHzQAVz+Dx27srs uRssyOVenjV9UXsPn9K4qt3xmzXgwKzFk2rLxBfNLKypqlinvmQ5dpcQ0TTqU2r/ 5omwnudHHX0OcThcCOg2A1Le//jrUzkSvZLOZQMRxQxp0hHYjaCt12fg044tvYYB Zvzv35NYKOEtivRrPNdVuMW8X5tUKYw+XLlQ+19tGeRSIQT3sfECi6SlvPGyod0V naKaTPHi68wXzlzKV2Ar604maAtl0+3tYaBlJxUQLQymqhingrBA211vcghagkye rgrwENvPSaoykIOEbyc3gh5hkrzf7vAt8zw== Received: from mail-dy1-f199.google.com (mail-dy1-f199.google.com [74.125.82.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4epf0ssnbs-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 09 Jun 2026 14:16:16 +0000 (GMT) Received: by mail-dy1-f199.google.com with SMTP id 5a478bee46e88-304dd917645so5683073eec.1 for ; Tue, 09 Jun 2026 07:16:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781014576; x=1781619376; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=ZtOi0P9k/7UK6+Jnm1HM9XkoMXP0zRVjIqrt1SxzwWw=; b=cMz6uajlo81vLzbg4QqJBpFKpaMmCXIJ2klaoest0sxi0ROKgeZC95CunMJ4Sdncq7 4MYUQWrV2jBBjwH29YWrJVcwKbMcA4gObkhkXiZXNkkwJKB9KV2Z5mAZYBhHsMb4/PBp +37i+Y+hr/cglcJsQZTJUDvGvfxfrb1fz1suTZsROUYlyMzOERTOjgLo3fquMowjnt+2 GI6l0DOSIshviUloC/patP+Gp8c9UU/ZuyaYy8N8VtPdrP4BpCndFkxGHynXTps/q62X Z0mSujri5R4/WBo2g9l/kMIxoUqEpYFSeSDz3eDSMhnBZGgv/QIDXQ6DzExcH0qiu6dq mSJg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781014576; x=1781619376; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=ZtOi0P9k/7UK6+Jnm1HM9XkoMXP0zRVjIqrt1SxzwWw=; b=ZXNk8kGVC4OdmSED2r3fU3KH3G2jXSx0pTe1mY1KaoMFQl5B8hmtvEKdbSBp3Ow0v2 ZXIeg0qTbbW1Xho08L+SElSa4YPK5H5eCG1G6e9frB/FQY0kkOVAcPTcr2cWqQL1mtNA 2PSu4BPYWIN4Ci36fMytAOxib+tRCDZ61+K4MTDdRW7I4v1Xv1oAbSA4jMYN27Mv21vp MZ3ZF0Lp7XDjlAnQ5JeaMyI06/PcYHx6TpxOaKcb15e5YB31mMEiuN/hV4/+6DncjgV/ mksiYsA09LVzfsoe8LtNRWVg6C28EYGBhUuPgN3suG4P2UBUXXuTNBthMsrwnNenseHL vhVg== X-Forwarded-Encrypted: i=1; AFNElJ+sc39UJvnQt8x0Y5/MDaEBXc0z1rdFZbbftY9BSfX3KnUGeYwLfAamYdx7mpvz4G1gpHn+ELho/bCmNng=@vger.kernel.org X-Gm-Message-State: AOJu0YzkGGbc04lS0K4RdspZ45WdBt78czpOzWivSf4JdK+iUCk83JNE 4t3ZCIxsJh6P5VsojNy499l68PPs/eWpZv3PfMGcDw9WslIRZw+MHZpZz6iDpDjSFg5rSH2fNE1 dVaLItq8Ozex+Lm5EIVg80MtBexQyfBM5srOxRVT2u5jQfc8Tt0Z+aK1zu+We70gVWEw= X-Gm-Gg: Acq92OHV9q5LH3MKSfJLQOpp1KagEt3snB1Gl7SSkfR77wh+4yT3t+8/hF2N59St+CD 1fpFdGXJv9LBuNVBzb/GbFX40XlgQryFQHFIu06CT/2HcsrogPUBPl0HxLehbgFPdjITtO72/GG Dz/RGhCbzg7xd5BQNpxY3f5PbUsZSDj9uFL2mXAEPxYqBTFR4iZswtb1LQLhoACmap/HIEwxLWN DwbMkNpzOHCpvNRHF1jaOWuhxygTFJVIkgjlKUFUOUxctHhbWvFOht719pMeocRefsk5nSzWTyP GvRZrZ991l1CxhelRTtSq4U6uMq+V0q0d1p4KVmKw0vmsVejIMg1O2CPj6rcm7xqwzNS/HF77Mq esoN1yGSXCUqyLXk0oFDYGAZ/pn84oq0ghOYNTMYNKDxnFRxE X-Received: by 2002:a05:7300:fb87:b0:304:e587:5063 with SMTP id 5a478bee46e88-3077af54770mr12339007eec.12.1781014576012; Tue, 09 Jun 2026 07:16:16 -0700 (PDT) X-Received: by 2002:a05:7300:fb87:b0:304:e587:5063 with SMTP id 5a478bee46e88-3077af54770mr12338969eec.12.1781014575460; Tue, 09 Jun 2026 07:16:15 -0700 (PDT) Received: from quoll ([178.197.222.150]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f3444fesm62623359f8f.20.2026.06.09.07.16.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jun 2026 07:16:14 -0700 (PDT) From: Krzysztof Kozlowski To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH v2] arm64: dts: qcom: glymur: Drop fake PCIe phy 3B Date: Tue, 9 Jun 2026 16:16:09 +0200 Message-ID: <20260609141608.354186-2-krzysztof.kozlowski@oss.qualcomm.com> X-Mailer: git-send-email 2.53.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=3193; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject; bh=5NAzrmk0t3lFiQOkyaweZdbL5CP++nCXPQytojjnAlQ=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBqKCAo0VUQRqE1Y2yyqjafHZUkvelh2+v3VGC5M dkDD2RIy3uJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaiggKAAKCRDBN2bmhouD 1/r0D/41cQyNYYHJom7eKQXugAGrxIBt9zlWZ1KZtP2QHvQ+SIxM/4l4xl11DYwoGs0OjXcx+75 8YaJ+HhV+u3ytdwSY6udjnROZFUCHtAZmXUonrgU4NRpoNR/IfG9ZzlZTGmoRAm9OhVejQ2rUwC NMt+LK/9HN+Q4KruyySCrdLPIr/kk2mTX+9bRrK3K3grLoXJM0sV3xJW+katebt/S6EHetejaRy Ye3s7EJuy9lQjZbDAruUml3WWmo5Q9k3nPdeXYzqs+5Pwj70oTw3w0IMcCkukb4NK03WeaGnVqv 28x0SJp1gxGIIoWxAj+PWs4qABhvgjN5L8/+5SPzDW7XGTeAZSbZfuoBTQdzoUw0gNmIPpbP6h6 d5OGcT4dxME33zZbku1LrU/cZFF93Y0xLvHO7NBYv1Hxg0uVhKbYUQwS4Vck9w0HJl6fbtY7GzV DXGYEr39spgs1LKpxGgcesXPhNZU6zHu1QHYkCGI+SZMMZube5L/V56NTgaDupspWLqkodRnNTX pEvMScWDvrWArRFkmmLFv+Ry4sJLDD6oQ08mKmlYYcERTdMx982ZVLobX0o7cmwH/1H1bwkZsUR hYhlschWw91Bv4Kvq/Pv4BNTzNLyS7IQ1fYI3ABrlGiRdv1tfCZxvNBXUOpBdTbH7qLRTAzatG5 8SJ6vBlCMlCwArg== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA5MDEzNiBTYWx0ZWRfXyKozbSuq/4FD ZNQFSyzYC+uh2E3YgL+kJS03ppufSqjv3aFQbjfvVptbzezBqoo/JFdWKhnQys24iMNXp9sV9eY tdgBdvm6eGDaeF13G/CK2lEFRzDR+eptm2Tc3L+zSxCi1eqGGFNZwQYojC0yhYL58e1pg6JuhVK mWNtK1l0gFxjsI0K75TsRypMUw473j4fAj9wgVrvXD0yFc6Yq0piywmyE0r03n5zMzlAjh3Jv90 UCkizQwUCrEehuW0Csntr0e9lcABf1q/+cAtSSWI5wozqXE0muIcd3ZeCW62fn/fA7pPyjHHn63 e+vhNSp4msygBc/q6hdcp6C+me1vUqno5AJWmh3ie5Sv69Q2j+99xCD4lmyXeErE01wmJV6z9jQ WVz8lHPdM+QZ2VOMD8nkbd0WvnbBdy6zAVevZOFrxxY2qWO91L7AHjNH+5Pk/9PNN3BLxFuLRAB 4I/2+SmY8Owt/eG94cQ== X-Proofpoint-ORIG-GUID: Kvgj9USk5EIqIksRw0RbuG6hwtyb4kcT X-Proofpoint-GUID: Kvgj9USk5EIqIksRw0RbuG6hwtyb4kcT X-Authority-Analysis: v=2.4 cv=GeonWwXL c=1 sm=1 tr=0 ts=6a282030 cx=c_pps a=cFYjgdjTJScbgFmBucgdfQ==:117 a=jO6dYz2E5lbJ9Xj+xBc9tQ==:17 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=6vJ1rGMNMJ1YGqXfLoAA:9 a=scEy_gLbYbu1JhEsrz4S:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-09_03,2026-06-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 adultscore=0 malwarescore=0 clxscore=1015 spamscore=0 lowpriorityscore=0 impostorscore=0 priorityscore=1501 suspectscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606090136 Content-Type: text/plain; charset="utf-8" According to user manual / programming guide there is no separate PCIe phy 3A and 3B, but one 8-lane QMP PCIe Gen5 PHY which consists of two 4-lane blocks. This is also visible in memory map, where the 0xf00000 is marked as the main block with additional sub blocks for each 4-lane phys. Describing the sub phys without the rest is not correct from hardware description, even if it works. Link: https://lore.kernel.org/r/20260420-optimistic-unnatural-stingray-80da= 35@quoll/ Signed-off-by: Krzysztof Kozlowski --- Changes in v2: 1. Rebase (context) --- arch/arm64/boot/dts/qcom/glymur-crd.dtsi | 5 --- arch/arm64/boot/dts/qcom/glymur.dtsi | 39 +----------------------- 2 files changed, 1 insertion(+), 43 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/glymur-crd.dtsi b/arch/arm64/boot/dts= /qcom/glymur-crd.dtsi index e784b538f42e..6e2e06ae6c8a 100644 --- a/arch/arm64/boot/dts/qcom/glymur-crd.dtsi +++ b/arch/arm64/boot/dts/qcom/glymur-crd.dtsi @@ -451,11 +451,6 @@ &pcie3b { pinctrl-names =3D "default"; }; =20 -&pcie3b_phy { - vdda-phy-supply =3D <&vreg_l3c_e1_0p89>; - vdda-pll-supply =3D <&vreg_l2c_e1_1p14>; -}; - &pcie3b_port0 { reset-gpios =3D <&tlmm 155 GPIO_ACTIVE_LOW>; wake-gpios =3D <&tlmm 157 GPIO_ACTIVE_LOW>; diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi b/arch/arm64/boot/dts/qco= m/glymur.dtsi index 20b49af7298e..0ecf1fcd700e 100644 --- a/arch/arm64/boot/dts/qcom/glymur.dtsi +++ b/arch/arm64/boot/dts/qcom/glymur.dtsi @@ -770,7 +770,7 @@ gcc: clock-controller@100000 { <0>, /* USB 2 Phy PIPEGMUX */ <0>, /* USB 2 Phy SYS PCIE PIPEGMUX */ <0>, /* PCIe 3a */ - <&pcie3b_phy>, /* PCIe 3b */ + <0>, /* PCIe 3b */ <&pcie4_phy>, /* PCIe 4 */ <&pcie5_phy>, /* PCIe 5 */ <&pcie6_phy>, /* PCIe 6 */ @@ -3659,49 +3659,12 @@ pcie3b_port0: pcie@0 { reg =3D <0x0 0x0 0x0 0x0 0x0>; bus-range =3D <0x01 0xff>; =20 - phys =3D <&pcie3b_phy>; - #address-cells =3D <3>; #size-cells =3D <2>; ranges; }; }; =20 - pcie3b_phy: phy@f10000 { - compatible =3D "qcom,glymur-qmp-gen5x4-pcie-phy"; - reg =3D <0x0 0x00f10000 0x0 0x10000>; - - clocks =3D <&gcc GCC_PCIE_PHY_3B_AUX_CLK>, - <&gcc GCC_PCIE_3B_CFG_AHB_CLK>, - <&tcsr TCSR_PCIE_3_CLKREF_EN>, - <&gcc GCC_PCIE_3B_PHY_RCHNG_CLK>, - <&gcc GCC_PCIE_3B_PIPE_CLK>, - <&gcc GCC_PCIE_3B_PIPE_DIV2_CLK>; - clock-names =3D "aux", - "cfg_ahb", - "ref", - "rchng", - "pipe", - "pipediv2"; - - resets =3D <&gcc GCC_PCIE_3B_PHY_BCR>, - <&gcc GCC_PCIE_3B_NOCSR_COM_PHY_BCR>; - reset-names =3D "phy", - "phy_nocsr"; - - assigned-clocks =3D <&gcc GCC_PCIE_3B_PHY_RCHNG_CLK>; - assigned-clock-rates =3D <100000000>; - - power-domains =3D <&gcc GCC_PCIE_3B_PHY_GDSC>; - - #clock-cells =3D <0>; - clock-output-names =3D "pcie3b_pipe_clk"; - - #phy-cells =3D <0>; - - status =3D "disabled"; - }; - cryptobam: dma-controller@1dc4000 { compatible =3D "qcom,bam-v1.7.4", "qcom,bam-v1.7.0"; reg =3D <0x0 0x01dc4000 0x0 0x28000>; --=20 2.53.0