From nobody Tue Jun 16 04:39:20 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C9A4848A2C9 for ; Tue, 9 Jun 2026 15:32:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781019172; cv=none; b=M6w90bT+9IgisfZep3BZhwObpm4OZEr/cYC3eYm6al1ADZHcJaEGur/b0yA74kAuLHULyzG2ODazdBSYD0K45+I6rUCmeOBRiVEvnRozo0bCeLp89PMn2n7vOaVN81TDc/ZJ8zDMiOP2nNsx335itZnZ8FJrDhlqP3/8B2n1z7c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781019172; c=relaxed/simple; bh=oNTHsB5TowCBlNgjoyzytUoDnZl8C5a4JxuYWtTP+9Q=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ctHIhF91yUylN/L6W0UUlSvjwy+XODx99BMuNnEJAFj5vhgiil4zDjzj2rzT/Wz6D/8RvpviOVBo8IZ4hqPOq+RAq97Nh2s8Opj8Wt//jbJhqwJqgqMsYMSACxCne4/GllfaDMvTEkip/gaqYnSzitmZmMDFmSSaUotQZWASumc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ZP4a3aaZ; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=T4er/Yzb; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ZP4a3aaZ"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="T4er/Yzb" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 659Cla6H2183131 for ; Tue, 9 Jun 2026 15:32:50 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= O9bRHPxLwovK6PU0Po6jIKDL1vV/N2dXW6wJR+Cfc4w=; b=ZP4a3aaZoVJifauH g7JuQJpNNzq4qUKHKWc01J8Z6gy0S5FvuVTsLwndxGjdShGgv/anqu2hFSDEZU5T 8RWtfm+QXwh1AE+6aIxKUaJTWHH0eLGT0CMbG2IG0pvsGwN7ALt/i+3hsExTHcVZ DsmSHopth2pja5qm2ykYAs4VQZurUAgT63gK0wV9eFX7VJqfKQPXILtvKRb0jDJJ L08dL70zQE05rECJew1vnSMOn0UDnpNz4h7QVz14TcTO8751ElSoM59I1cP2ANjC Zbbq5gVgopOqYOq5nz3XqPdhnK9Ck2VM/HYRQ87lF9g3mN6hxkh+kk3s8I2nSIbm T5E6KA== Received: from mail-dy1-f198.google.com (mail-dy1-f198.google.com [74.125.82.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4epenra7nn-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 09 Jun 2026 15:32:50 +0000 (GMT) Received: by mail-dy1-f198.google.com with SMTP id 5a478bee46e88-30762d67a64so51721eec.0 for ; Tue, 09 Jun 2026 08:32:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781019169; x=1781623969; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=O9bRHPxLwovK6PU0Po6jIKDL1vV/N2dXW6wJR+Cfc4w=; b=T4er/YzblHQThmUkYOZWvzNzFh2sTfdT9TS55KLrj5ISR2C2wEgvbK9kg2jwCcUrH/ 3Hn2jsmL94UKDYjScLhwhtEMny86LBYVOwkDWz7ZbtefxxWTIoDDNU+rMM06ZZCMlos5 WXr+xk8cHGfIL+Js+gF8Q87KcZoN5018OcVuk/TIwziVi/0ZL9HUL9ORLcvoQQwKbvv0 r0kGH+gl5gbY7L8HACgYq3yMRMljnfh3Eeis5/6EbM0NKkdVP24YwKCdnmAzix68fwgI TXeELFyxuk0aBodp4E67EAIZgv1EnzKmK64rYa7FFf3S3+Oug4p9BSU2mDRAG+dVFVPP cghQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781019169; x=1781623969; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=O9bRHPxLwovK6PU0Po6jIKDL1vV/N2dXW6wJR+Cfc4w=; b=UeXVCg/LAI7LbEW0jVJkE9ekAsplZmdd50o5pMbBtXdYKVtNqQguVONr08cjth5JQN Of/97/Dsh2oEQ5Mt3jNgxPQ6rQrsybME1oNM2ybUNQNv1hu8+E06ZmL/Zn0FF3k11zHM +5yZz4xwsilL0Odx/YdmOSiKdSwk/6TCVH8RVoxoH4FM3Zq2EaTrk/60o8n8MfMTqQm2 AsO02KOQ8bjVMWeKavNjpIJo6TwCU+AVXlnh0WDnblUSdCUSl5gQZI/87582fBUJOhej Wd3GS2TE8JfEiZ539XTmxZrY+Stm+IftCVKQ5wt3L4AgrgFdcBGclzS4hOgZEaJFdo9j WjxQ== X-Forwarded-Encrypted: i=1; AFNElJ8UHhEWMEsqE6bOkL15RKoyhrfcitT+h34bx/7AF5f6v6gnO/WEKOMZOFsjP47lZVY1sqFSXgp+L4uhpVw=@vger.kernel.org X-Gm-Message-State: AOJu0YxnUX/0MUcfxLI1UODqESlSUtfZ3snDj8zIyqFEFDE+3Ny14MCO OEOQNwlttpAvLXcv9tzcrYBnHcloQEDmfcQRX2HrrWgP11oc/eWdjGL6WRWUk9uJbSAc0j4q156 0u2osEHwwz97doaCn7eFmN69qWqtTFY7JfIMRScBKVsCS64r0wL1ZHEfrNJgZF+sP+9k= X-Gm-Gg: Acq92OG5D/BhcrL6BU/t+bMUqXEfpxnbpKNFWzdpAXcA4PsWKdVjEn4+0LQGFSR1vQ8 CFhN7KxAoHGqzy18IvtvL/PzqY4vgCvCFQ/hhLH/f9lydS02cJ0N+YncudUiw0BWJoV8S3f9emz VXwVqoRo/THs2b3PvySZAsXl13h/20C1M7GHSAtLebgF8F+C98HIi7zbxQUnwzfBWBJ56UzXSS6 XOtJDRQDEsQm/MDfgx0EyzWVyf/qXONo+tsAdh3ZsVrcQtr+o77yv9us/v615Ii3hyN8PAlJfWb 0OFh10gstm8VnpB4beZAaiUTo56Dwu0mIRpHilh4aAhG0zNryTEfUQ1DZJr5eh3roG3kP7RIoIP vErIJH6Wq1rqyPTgMMVc2o/5ohihdTLmxUv//jxQ+hCtRa5+F6lFXrBbK X-Received: by 2002:a05:7301:d81a:b0:307:d4e7:b177 with SMTP id 5a478bee46e88-307d4e7b305mr1892709eec.16.1781019169108; Tue, 09 Jun 2026 08:32:49 -0700 (PDT) X-Received: by 2002:a05:7301:d81a:b0:307:d4e7:b177 with SMTP id 5a478bee46e88-307d4e7b305mr1892665eec.16.1781019168356; Tue, 09 Jun 2026 08:32:48 -0700 (PDT) Received: from [127.0.1.1] ([178.197.222.150]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f368e9fsm60938203f8f.37.2026.06.09.08.32.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jun 2026 08:32:47 -0700 (PDT) From: Krzysztof Kozlowski Date: Tue, 09 Jun 2026 17:32:35 +0200 Subject: [PATCH v2 1/7] clk: qcom: Restrict IPQ5424, IPQ6018,IPQ9574, QCM2290 and others to ARM64 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260609-clk-qcom-defaults-v2-1-0c67c06dca11@oss.qualcomm.com> References: <20260609-clk-qcom-defaults-v2-0-0c67c06dca11@oss.qualcomm.com> In-Reply-To: <20260609-clk-qcom-defaults-v2-0-0c67c06dca11@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Dmitry Baryshkov , Krzysztof Kozlowski X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3513; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=oNTHsB5TowCBlNgjoyzytUoDnZl8C5a4JxuYWtTP+9Q=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBqKDIVEqeWyYK5mwyOjfUWIIiwjdoS+kSjukFzz TjHs4IdkA2JAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaigyFQAKCRDBN2bmhouD 19gXD/4/kKIytRMihYOmUDbc3xE+CGfjETm/27Hp8ZzKk0JqB4xauGt8PFAWKY8IfYpnaVBwJsm GwABprq4zScmJqIjZS8D3IPggY53xCB7eyC5priNFDqBnadbxX1vWVmls9gSgHCOZ4rEApz5EDN NUGmHYssLvteDFUQ4bLE0h7eCA6NPlkO5NNSMbdIMF+EMPqmJWvjQ+Z0kL75st7Z5ntuKMat9lT PcmnX4iDLHsHaEJ9M8GcZpJtvBkEnwGKxHnv7eNnVaesqcdtKDZGCPtMFiTbpX43aykrSjUUFuo zoXzdoczUzt0Yq58/kOxVr7YbmZ1sFx34TDv/XqBjKSowgDNVQCQ6rjYleqgNuRvlDFIX32oT5P 0ILv4JcT/Sw2MWmEopbxyGNo7/FqVO7AF7qTqJQJm4DNL5ymBBjNWNBGuSdUWk5vnJYHwOwWoJf /0ne2Dlbegadc6pYiKB90FaRU8gWpWqCkZIm4vUO5fauCJEb9G/DdBFPEmozM90oPd4YEZMdqRK +qFsPR1uJe/OEBa1F8Yv1e+/8k210ztedijyfkQOLYhs+tSgP7iARK9I1fZdTeLN2GZ8qAW296Z MEupAHp55Y4rMuhfoQQav+uSsYcbnh39SR7XJ1ZMeqqjor39rOSYiwFvGxWwTDvdeGpS1jx7RHs qiY31FzIKma1Phw== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-GUID: Cy3YXRCVI3N7KtS6n6vTlYd0DeuFSiNm X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA5MDE0NyBTYWx0ZWRfXw1Sh6LU7KCnP B/LToZexpWg5syZVFeqILEqzzX5xH93RRruVHFh/OjGYo5h+c821X0hSDVkfpMZ/gC+VQZRUy7y dX5tG8Ts432r5WfxPyjLa1bQXQhSgtlFc66KKFZZRC/JwWk6Udf60F1QQdl8SnpeNiPyqnxJ66i Q5OmdgaNNyo0Ht4X5oWiy/1iMbEFILOXxJm5V11UR7i/U9u3/t1BdSbuLqb0Ms8JNrtOIHX7xCM w/MVgFHaiGzxdYWxdhz0TE6F8BQJC127/r1ufqcPNXARvYyvqVN+lFbwpZcVmBm0eL7OTz/PNy5 RghrtIYcj9v7uE+URO77UdqOaK4jUwevCDmxZMDESRsnxo05IkfU1GwTjAbBDgbB0oqZ1sMcKfN +Y96Oz7TU9D4D80wabk1Ulk1BwlrNpwfrZ3HBXmzRGxp3unSIZKJXq3Up49ID2yPDOqIt3YHWcF 5baGpGtmmiWtToE0YaQ== X-Authority-Analysis: v=2.4 cv=NKPlPU6g c=1 sm=1 tr=0 ts=6a283222 cx=c_pps a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=jO6dYz2E5lbJ9Xj+xBc9tQ==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=oh4px0T-8jNy5rkF8LYA:9 a=QEXdDO2ut3YA:10 a=bBxd6f-gb0O0v-kibOvt:22 X-Proofpoint-ORIG-GUID: Cy3YXRCVI3N7KtS6n6vTlYd0DeuFSiNm X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-09_03,2026-06-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 adultscore=0 spamscore=0 priorityscore=1501 lowpriorityscore=0 clxscore=1015 impostorscore=0 malwarescore=0 phishscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606090147 Some clock drivers for IPQ5424, IPQ9574, QCM2290, QDU1000 and SA8775 already depend on ARM64. IPQ6018 is ARM64 only SoC (at least upstream) so should not be a choice for ARM 32-bit builds, to make kernels smaller and user choices easier. IPQ_CMN_PLL is used only by the SoCs already having clock controllers restricted to ARM64 Reviewed-by: Dmitry Baryshkov Signed-off-by: Krzysztof Kozlowski Reviewed-by: Konrad Dybcio --- drivers/clk/qcom/Kconfig | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index d9cff5b0281d..799de35c5ee8 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -341,6 +341,7 @@ config IPQ_APSS_PLL =20 config IPQ_APSS_5424 tristate "IPQ5424 APSS Clock Controller" + depends on ARM64 || COMPILE_TEST select IPQ_APSS_PLL default y if IPQ_GCC_5424 help @@ -351,6 +352,7 @@ config IPQ_APSS_5424 config IPQ_APSS_6018 tristate "IPQ6018 APSS Clock Controller" select IPQ_APSS_PLL + depends on ARM64 || COMPILE_TEST depends on QCOM_APCS_IPC || COMPILE_TEST depends on QCOM_SMEM help @@ -362,6 +364,7 @@ config IPQ_APSS_6018 =20 config IPQ_CMN_PLL tristate "IPQ CMN PLL Clock Controller" + depends on ARM64 || COMPILE_TEST help Support for CMN PLL clock controller on IPQ platform. The CMN PLL consumes the AHB/SYS clocks from GCC and supplies @@ -410,6 +413,7 @@ config IPQ_GCC_5424 =20 config IPQ_GCC_6018 tristate "IPQ6018 Global Clock Controller" + depends on ARM64 || COMPILE_TEST help Support for global clock controller on ipq6018 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -435,6 +439,7 @@ config IPQ_LCC_806X =20 config IPQ_GCC_8074 tristate "IPQ8074 Global Clock Controller" + depends on ARM64 || COMPILE_TEST select QCOM_GDSC help Support for global clock controller on ipq8074 devices. @@ -444,6 +449,7 @@ config IPQ_GCC_8074 =20 config IPQ_GCC_9574 tristate "IPQ9574 Global Clock Controller" + depends on ARM64 || COMPILE_TEST help Support for global clock controller on ipq9574 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -668,6 +674,7 @@ config MSM_MMCC_8998 =20 config QCM_GCC_2290 tristate "QCM2290 Global Clock Controller" + depends on ARM64 || COMPILE_TEST select QCOM_GDSC help Support for the global clock controller on QCM2290 devices. @@ -676,6 +683,7 @@ config QCM_GCC_2290 =20 config QCM_DISPCC_2290 tristate "QCM2290 Display Clock Controller" + depends on ARM64 || COMPILE_TEST select QCM_GCC_2290 help Support for the display clock controller on Qualcomm Technologies, Inc @@ -847,6 +855,7 @@ config SC_DISPCC_8280XP config SA_GCC_8775P tristate "SA8775 Global Clock Controller" select QCOM_GDSC + depends on ARM64 || COMPILE_TEST depends on COMMON_CLK_QCOM help Support for the global clock controller on SA8775 devices. @@ -855,6 +864,7 @@ config SA_GCC_8775P =20 config SA_GPUCC_8775P tristate "SA8775P Graphics clock controller" + depends on ARM64 || COMPILE_TEST select QCOM_GDSC select SA_GCC_8775P help @@ -1057,6 +1067,7 @@ config QCS_Q6SSTOP_404 =20 config QDU_GCC_1000 tristate "QDU1000/QRU1000 Global Clock Controller" + depends on ARM64 || COMPILE_TEST select QCOM_GDSC help Support for the global clock controller on QDU1000 and --=20 2.53.0 From nobody Tue Jun 16 04:39:20 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4AC8A48B373 for ; Tue, 9 Jun 2026 15:32:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781019173; cv=none; b=sfluswJw+QXjdVhra1aIebIPJMH1T1CD5IfXeIa49TloNE+AQ9P1bI2tFYWQlm1r9Z71vRsg1dZTbj1pukPvHilJExaR75+yh7k6uJ9Qt411b+yAC6VHzlbS8kYqF7NqLWJ9ey582hGYEO9yOM0LWcvd2f6oQbqY0DSdgKKF/Vw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781019173; c=relaxed/simple; bh=YtkDqGD6pTPYNLs03sWSOZZV3ZbqbTsOJL3wyJ53BuE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PasJZHbnuD9s9Ols1we05Juor+PZuvzl3V0Lk/TNDrN8RNaKbB83+6ekx5EQc6v98KvMnlx4+DGR/X3A7oc3Z9NuWKQFur1ME4hGtsvz4kE9QbPDywOp5827CcDZJW2VCOWecbGl27o4QnrGcGD1dHd6cSBQxhAm6SqO/1EvuVU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=InrtumcN; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=UCkQu6uu; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="InrtumcN"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="UCkQu6uu" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 659CmLfR2587951 for ; Tue, 9 Jun 2026 15:32:51 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= RxJjsAICW8MyuaCsBeQPeHdq+n5ERy6rvqR/41B/dY0=; b=InrtumcNAlNEzsq4 i/jTth7Oreg9fzEbrh478SimQ0wa3xzH0O3TQ+z0qcQ+SY81u8ThnNqJH8pfxdvy tSuGdvLIKtvyX79AKEcG7rwxfN3xlo7UAZ1ZWnk2Lgl6sbHnhN9WiPzIf9hO80CM qJnpO3XA4A8MF8KmLTPebaaRA2ZaSuLBo5tIklD/XT4QwUqRJ9XWCGo10emzb+8J j2XTbI6QZz145F/BHhlQn1oA9rSSfkYzK72IitSvOhaWQtUZ5jVI25Jt58yBi1RB 3KK7o7XMfNvxHOHvTTjtVt+StECF0khBZ5NLJBMuRK7OLayuvB2NEEMlipMwr8X1 pD8dVw== Received: from mail-ot1-f70.google.com (mail-ot1-f70.google.com [209.85.210.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4epee4j7b8-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 09 Jun 2026 15:32:51 +0000 (GMT) Received: by mail-ot1-f70.google.com with SMTP id 46e09a7af769-7e6daf5d8f3so1718534a34.2 for ; Tue, 09 Jun 2026 08:32:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781019171; x=1781623971; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=RxJjsAICW8MyuaCsBeQPeHdq+n5ERy6rvqR/41B/dY0=; b=UCkQu6uunas/yWAjIlxG7swE/4Mb5tw4PtjLyLJYziuvpuw4go1sNW/FjdGA2LKvv/ LjJSu2++j2zoIRxHxbWP/6RL3SVBwuj5DyWWRIzkNgUTR0nAUlHW42YzpYpBjxupF7dI 5wHJajntJZLBVr0cvV9OpeS8czjOS8Y0j8FxBMxcIkX/2ZR56ASlsCbA4bavw6hn3PX4 Km0hSusefx1mLyY7o6wxhPQgCDaI4jLfJ+PiRStLa6swoykPI6juVS9GKHfr0aaIaN+l aGtmqgcRJmhCPNtUW36F232k4KUYCJ0sKEdyAKShbKC3buGDqGtNX5ryI3Hpay63Jg5r cOuA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781019171; x=1781623971; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=RxJjsAICW8MyuaCsBeQPeHdq+n5ERy6rvqR/41B/dY0=; b=Xeu9OghDMZemeblbImcX8mtjpBApExbT8bARpiUnPBjG9K0dntXLtZHQr1kb7/QI8t HTyUQvRcccjiyh7V+8eCBLntvIM5VSPmxB6N1wWDBBx+G5m1PLK1GsZosWib0I4PcxLn WYOMwvsG4jQHL9GLMdr8orhXbwWl2CVhor+6FDtiOhryBOHXpLNws3cWq6NrVwgfDYYm nR2tNcQJI98qukZ9vNpcsPeMk+DlQVfNKREwy2mthN0FnkiMQCWnHTsccCcIOfGQBtLi EXUueOJOlhUjgG9b90lp4VQEMvlUzX5vqOu6UEYl9sAcO7dMiiCjrmTlU/muHSSCIuZC MW/w== X-Forwarded-Encrypted: i=1; AFNElJ+ms5jdF2x2jTpNDX0f4rMc3aawnZVGadyf7Re8oJmR440T5ifkU5As3xSzC2QWr6mBG4RX4M59L0jUvFc=@vger.kernel.org X-Gm-Message-State: AOJu0YzQWnUkS8QMma4Ij1A3yojA2Lln8QXZcQ4v3ZTFy41aSKQWkPO2 cpBan9Xa3OvEDgbV2L6vWEMnL2ydmU0YjOTmCqseCliYoI/BmGo5Q4k8QLWjOOUbtE6moXguQkJ kTBjpdY9eFqO7WJiu70n2xlPp11Mo5xGtBOGhg1/i5mrFmlDRQEJFVHuOIQCI5nP3P8Y= X-Gm-Gg: Acq92OGPAmoVAblE4ZIZWK6obh00hgcPyAZGDiWgzsAJTohsYbatHCDThrpdG/uzvYZ Gee3K37IohOdjNVg/GYomS37TtDadQARgJgISyx0YypFbPD0m1LjxCuTK5si0WszIb0xTE5oP/S UTYATiYfwHeUKbw+5VZ6BM23R+rMK6wvFNEDzeGTaYmG2fJFnqyRY6eWoorLYMHTvjUjj5wPSv4 skIaWORuniv5QIRerqoUu7EikdO8lVEhBa2mR3GdoA+aBr0gJXlHubwVDHuiw5H/FbuSZ12Q1vj ny/gF/jVv+672abMnh/bazGBuG4dTOWRDQUcOxBOPyoCcmcC7xq8qGPrmpwKVfiXZIDdBwbklap 7g1n+Gph2Yg9ATzP0ys93+TH5dmMvPf/sDOjc+ByW6Ir/7wk1OyRDGBlw X-Received: by 2002:a05:6830:34a9:b0:7e6:f362:eadb with SMTP id 46e09a7af769-7e70c686601mr13282223a34.9.1781019170747; Tue, 09 Jun 2026 08:32:50 -0700 (PDT) X-Received: by 2002:a05:6830:34a9:b0:7e6:f362:eadb with SMTP id 46e09a7af769-7e70c686601mr13282184a34.9.1781019170359; Tue, 09 Jun 2026 08:32:50 -0700 (PDT) Received: from [127.0.1.1] ([178.197.222.150]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f368e9fsm60938203f8f.37.2026.06.09.08.32.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jun 2026 08:32:49 -0700 (PDT) From: Krzysztof Kozlowski Date: Tue, 09 Jun 2026 17:32:36 +0200 Subject: [PATCH v2 2/7] clk: qcom: Restrict A7PLL and IPQ4019 GCC to ARM Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260609-clk-qcom-defaults-v2-2-0c67c06dca11@oss.qualcomm.com> References: <20260609-clk-qcom-defaults-v2-0-0c67c06dca11@oss.qualcomm.com> In-Reply-To: <20260609-clk-qcom-defaults-v2-0-0c67c06dca11@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Krzysztof Kozlowski X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1129; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=YtkDqGD6pTPYNLs03sWSOZZV3ZbqbTsOJL3wyJ53BuE=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBqKDIW7zC+FYxgJVwNs9HQTPPnHHlpOlHCcmh6h WNNd/OayxWJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaigyFgAKCRDBN2bmhouD 1+LPD/4qIVn545TDv/HkING9KBTX4lrvRehwV6UWHWi1HzCMZzxx7WKJMwwFYNCt6sszp3/XZHq xa6w2ZVHoTs+2YoGIMQnYNhnjvD95dgPoGiYqhP14llzSkg8PabaBiyDQCtbMmipbS33HKHO1bA pzciOAqB/YdUAVOCQNRnHdE5B1v3yp+9/k6oc0QflELucB9YgXwx3zvLf4KocSlvjUgd7141g2L becStBzYTYnYrcp9s1i2FHVSw6mRSy04X7ZdOcwTvVVga8Hc4G5v1YsHUBrpIAbJM+ufARJuvB0 VAXKZ0tbTxQgmTQ/lrLyS42DoMbn4wwB1aSf2dQ+e0C2op4JM2Q2Pm83+/QYJWr2b5lo+AZbw4H Iszyk8k6eOwaxPwnmOIeyIo4CSdRiT1T+jrlDxDppdj35HslD6k+JnvA49AIABwwzL6SXt6LV7m gUr4iV2tIrsblpwfuLYp7Q4yP8VSZXgktGkb5KMUTPT/3zCOP8vwmp5KInAHxMOynFWjoWwuvqn kgZjJJSV9vH2oqGvXSi8+IOGCaed65XCSAf4RtgFLUAYM+uJMFDw8dyGc+LuIi+S9fykVyQgktK qVnUusVtQbYQ2sh9vaOW4/oemycEz0Eqg4RHiIIUuYrSG1bDKQ2vjFqVV7VypU3C43riXlgy7eX gBOnloTVtWRUhtA== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Authority-Analysis: v=2.4 cv=PIs/P/qC c=1 sm=1 tr=0 ts=6a283223 cx=c_pps a=7uPEO8VhqeOX8vTJ3z8K6Q==:117 a=jO6dYz2E5lbJ9Xj+xBc9tQ==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=ZSuaVHzWtUHH4nz7hFsA:9 a=QEXdDO2ut3YA:10 a=EXS-LbY8YePsIyqnH6vw:22 X-Proofpoint-GUID: JCcKbY62rD3NZ6R6BpPPlDr5ixdZ1mmE X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA5MDE0NyBTYWx0ZWRfX1nLbSCAkoPjD abtkGJAU/Rw61EUX7C3ILiDSa0TN13HZi67AJ+j/VHEm3XptbijAFRkaMLyzo/UliveuGGmV9Ly PDFvOPzYjNa29R+OE2luOmiuyuduR8L7NjjbhOieZwOQ05gVFlSZsB5bh0P9G9b/Yh9Ab96ci0h dhie+qVO8k5bPo5kqyiHnGEbcAd+W4go9cS8aMGfE6Qy+G2Zq87JWqg4SdA5kLVrtlmavWrGz8P 4hBQpPmnBp02Amw2mEVWOv4PpIPR6jFKU5HCdnv+2BACaA10SvGfzEhgLDLe5VYu43aSX3hQOhn iU0F0jwCXZgeUR/2R6HNTqq7AaXrcstlBJSk2wt3nFfhE1eQ2l2xcateSUhgExGICI72sRCi3n3 W6hxZkY23P4ngfu018qAT5EypN9+nu/v806e62a8Kwu4k8Mbqvqs/6GydPY41FRWz8w+iNjqnbc Zl/X/PHw8HRMsKud1tQ== X-Proofpoint-ORIG-GUID: JCcKbY62rD3NZ6R6BpPPlDr5ixdZ1mmE X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-09_03,2026-06-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 impostorscore=0 suspectscore=0 adultscore=0 spamscore=0 clxscore=1015 malwarescore=0 priorityscore=1501 bulkscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606090147 IPQ4019 is ARM 32-bit only SoC and QCOM_A7PLL is used only on SDX55 and SDX65, which are 32-bit as well. Do not allow building them for ARM64 to make built kernels smaller and user choices easier. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Dmitry Baryshkov Reviewed-by: Konrad Dybcio --- Changes in v2: 1. New patch --- drivers/clk/qcom/Kconfig | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index 799de35c5ee8..3b8768d80d89 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -228,6 +228,7 @@ config QCOM_A53PLL =20 config QCOM_A7PLL tristate "A7 PLL driver for SDX55 and SDX65" + depends on ARM || COMPILE_TEST help Support for the A7 PLL on SDX55 and SDX65 devices. It provides the CPU = with frequencies above 1GHz. @@ -374,6 +375,7 @@ config IPQ_CMN_PLL =20 config IPQ_GCC_4019 tristate "IPQ4019 Global Clock Controller" + depends on ARM || COMPILE_TEST help Support for the global clock controller on ipq4019 devices. Say Y if you want to use peripheral devices such as UART, SPI, --=20 2.53.0 From nobody Tue Jun 16 04:39:20 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 990694921A6 for ; Tue, 9 Jun 2026 15:32:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781019179; cv=none; b=lPa29bFuqCvB3gqbuSexjPX8DS7tEzqJaTEBv9zD8zyijfcdDYPJalD9Ol1e3XNmr4FyEThPsfX6Af8Orb8DW2dcCUG/aIVC8r9y1m+tIwsRe8k2VlG4nXTFdbWC0vFRBp5fjzWYw8xwe04imHqPjMPERB/HbzL7ycFpMOFnWxc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781019179; c=relaxed/simple; bh=Dmgsusx5VlRpQbmWA2DPJ1aIryKzbrubTphjJA0vkQE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=RIC4T3G0FqqCAGfZHS8ygdhWLZ0QaB52dvC9ftYymByoNjtLDvDrbRdBJD0ZbMCHJTewDdO4pCWPc5GO0gXkw7TODvNT7s/bJtVObqU1RqX4gTB6BYHPJjL4ZzzkQeujgBY6Ycx8s/IT92JCuUFlPOIhzhvkW9k3qwhBbSZzgKY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=M0Ti7pr0; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=i5NxQCg5; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="M0Ti7pr0"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="i5NxQCg5" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 659ClaSw2183169 for ; Tue, 9 Jun 2026 15:32:56 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 7MebkYWIC9fX8koapdNnYcES8xX/c+X/JbaqIYNwUvE=; b=M0Ti7pr0lxl1YnMT /D2HX5jKSvASrexR5PfeNR8ZeWXaAiCnug6gJyheGBj3tln+m/vCvJjt+O77OtNr oKVjlgnHOS85s7BPdDXdBvOIT9hggvGhsA0AuSavqsnWLIHnqRQ1iZeEcMxAfQ8H eX+gXNjrcvRmEpCuGOI7V3y7XNJ+P9AcTOSQtohCxbj5xq1cJuh2hj06MbQu7xO2 3IklUfXTDenlm2gR6BJoE8OYki1GYLobBYGBV7Z/g1pndsi/nDm4nIKjRdIYvrkH M26QKJC492yPGa+dMXCg3EPLCddn30/L7ZVJHHOvvJgJ2HA925g/pMm0cs5eEe5r Z82ALQ== Received: from mail-ua1-f72.google.com (mail-ua1-f72.google.com [209.85.222.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4epenra7p6-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 09 Jun 2026 15:32:55 +0000 (GMT) Received: by mail-ua1-f72.google.com with SMTP id a1e0cc1a2514c-963b099b539so7789590241.0 for ; Tue, 09 Jun 2026 08:32:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781019175; x=1781623975; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=7MebkYWIC9fX8koapdNnYcES8xX/c+X/JbaqIYNwUvE=; b=i5NxQCg52+5YXiecbJ9dwWFKnbZuGal/3dTik2J/gEqd/cElKsXHvip/OlrJeziLOm TJVWPRQzDPZso/T+W5AhOPxH9knkcqbsQBRrM5xjgDogNJRUlkqxzEAsXamJbG5Ex3Qh HG5PKHpnfYD5sfJLrrpUGtS7ixOFTAXrmZ6+kwI96Rbd1FVTVYXCbzNvDw1XDTpwG/Ve iuMUqJAtQoJPKpL85pJrjAs2qR6JRu/T12zPNsmgCvIG2ICANqesZKEasQ7j0n5wpwJu mrwRHobkYG3lo754I+Oe7HDhqqYRGX4ZUzp50yiso11eMiWW+NxHUfO8rRpq9Hy6HF9I mrng== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781019175; x=1781623975; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=7MebkYWIC9fX8koapdNnYcES8xX/c+X/JbaqIYNwUvE=; b=mLJjwABkKrP2FqjxC5/EgXrjhtyv/ZHC2hgOoI1gnagMa2VzL1o8lJ1c/53uw+dADy vhH1ocOyBXExU5j7n/9QiI4ijpLj5nS3nwYywBXDx2EYtbaG8TEQTqtMAHsuF6k0N7PZ VBunF3ggN4/HgGEHaXyrhqIamvFS/3+w4uNsyRU1OKeHJ2Q0/CnsXTxvP/e2zQsnxjDu 0uLhIrgPKWQVxQVHJzibEAXXzaZVNMICdIRMaB7Z1JL/cyti534W0L8RCcvN1yPCLDH7 A7jCVVWj8FJXy4EJ57xnUuR1QT7/3ntM09MMjIGLHAtqAimKB5+iA8OPwST5JfvIe0tb 0fNA== X-Forwarded-Encrypted: i=1; AFNElJ/nP+SdAphOafEm31UiPaKO5bCMTkH8cjxY/Jb79BYsKjEj/4MtI6lVz1llz7PPkzXkmRxMRkTjUDE0FV8=@vger.kernel.org X-Gm-Message-State: AOJu0YxKVsN03hthEnhIrnxwH1HH8g5NkcCOzeF/W78TZSxbabmXMLOr rBIZStupUKuxQ8CiUk5n0MmiwReGzDHlyXxncNBXz9B5XH2ZN8qsQexy3AAWyWPyNspCKj33ROZ K99s7gZGZvqBs0xAqUhRpmm2lL0EPaQfFcqM4ZojuGSW5dCjxiZnqEBsryaeIVyfdv8M= X-Gm-Gg: Acq92OHF1eadTL4yj4tl9nb5rQiIO62+tleX40HdpY8ia7r4oWn8AQQCAKoqxQmE8/d bcmuoywptYSPOgUSs4bgkuctiebc0aTXVos87ve5oZM8gixkATg+NefyhWdaYUKK9I2sE4ca5KO HyzYuagPdr3ErBYQkLEv6pGhy8PCQqN6JV2LSQZiQuGiYae0WJda9QDxJYZ2OU5N3cRLrr6otdA eJDSFn3HWcZHogrn7BPLm2CY1Ru63Ms672XNojrQFnvKdiCozlP593Ch5z6KDFeoFfDuGe5D73M tGzOERM6dLwh4TFxQdBt4H9azHXh34GCx1qeAJynaKJ5mJ1/Z9j9Hhc93hfMXRVfJxd1ck1zGch 461asxFg4Dg7N4gwz8n0EgNMLPHe3R7tGm+dng5dZHWS/ewKOJD6llqSc X-Received: by 2002:a67:e35a:0:b0:6cd:23a8:3a31 with SMTP id ada2fe7eead31-7002b522c64mr5141145137.1.1781019173746; Tue, 09 Jun 2026 08:32:53 -0700 (PDT) X-Received: by 2002:a67:e35a:0:b0:6cd:23a8:3a31 with SMTP id ada2fe7eead31-7002b522c64mr5141072137.1.1781019172738; Tue, 09 Jun 2026 08:32:52 -0700 (PDT) Received: from [127.0.1.1] ([178.197.222.150]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f368e9fsm60938203f8f.37.2026.06.09.08.32.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jun 2026 08:32:51 -0700 (PDT) From: Krzysztof Kozlowski Date: Tue, 09 Jun 2026 17:32:37 +0200 Subject: [PATCH v2 3/7] clk: qcom: Make important ARM64 drivers default Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260609-clk-qcom-defaults-v2-3-0c67c06dca11@oss.qualcomm.com> References: <20260609-clk-qcom-defaults-v2-0-0c67c06dca11@oss.qualcomm.com> In-Reply-To: <20260609-clk-qcom-defaults-v2-0-0c67c06dca11@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Krzysztof Kozlowski X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=37987; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=Dmgsusx5VlRpQbmWA2DPJ1aIryKzbrubTphjJA0vkQE=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBqKDIXfj/XqvjlpLxDV8v4AFUfFm2KHKuPnBS7a wWEuAV/7rWJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaigyFwAKCRDBN2bmhouD 1yTbD/49M1OBJlzNo8agFKPsORR7mIZXILdfzYGkPLNpWPvaIxlBMKyL8cJl9nkk3qhHhq+yiQZ 3bNgjrXEYlIAGSF42Ru+YwZDMHEhISOz18ZM3cvL78a8fMtDwYzW+HZqgVeRMIL/VwJxuyQdrSe u9JcwyySHhfcfYBnb+4iMv8g0TXxs/6WxpefwPj5rlkYKxdmBExcwXjE2yPBzZfSRO65Pa2C0Ng kh3UVTtzmEDEKQRyK1Smfkrl8Z32RiS2ywgDslWGwRoydKVqD1Y0ZrqXAAz0vGMROnvAz6q7aKb QF53LzJMk19D2IICmn5TBFS75pknAOpDx/zF6pc+hpVyErz5fl057wfiu49IBcuU1xQU4w9WHlf Lv6pt95xJMWehF6Vh6c0IILPWaNxjwhr80Qe6F6W+0UyJUR74FPvSBX5bHfTFY/XKjLO0L16lgA AZbeq5O1JljvaBYdbAbs4WTM9x39Ic/rs140laMCkzSH728RAGvDHMsvZfyHLSnlmoSFKefjcM3 VSc8c6hkSQgK+MPWDBUmBdxgNnvPrSEDjn/XnTwex3kYdMx0iLJZ9d4mR2qiiNyeuUaiXxfRvmb VB7yVHDFSy9SmOImtN5QdHP9K2lGcH5Wb1Ityr8OVQShyGhAgugvqm4ytIAE6cB9LrODisacCtG HcWF5StZwy4Gr1w== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-GUID: oRdpi9F-HA6F2gc7IXlqQrLPrFjJfBOY X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA5MDE0NyBTYWx0ZWRfX+0oDX47AhThY s69iGCrgUwmVAlasMBRskwfYGfjkXmlVnm0f104YXod/nRUBk3DgP+sf4k8e/8NytICH7K0pVJB VHOKXbZFdx6mTwM90QDohlZRnDhTwIvaa1VlrLSGx1WCa9CNfH9NNd8e2EevVr6aZBFTvtGJIt1 UyJH3XmOvLpwEVGCdtbeiHHqZnyHAseXLVGED5dhMWGMgqBoi7nkHEgWfF1cjEUUnQz1yhhUqH3 cUXNkqxYLI6gMDixwLw3is9mS7utLTMWRrCaIMc4FisXxr7CEhGFGUWpEccEh5xKW3hFFnMN5hw kpcffZXLx9fibU3RqXJ+lBmYm8zYEfPWaMKpnLqtbHjOb98qC76hTYPyLDkrVx/nBx7/kjO/kGK 6w24p5gtE2sTCHxpPz7DIVMEOnolj+lwEnGdQr644A0c4jiRZIRYhWJm0wO/XljIlTdH8JhUo3V eIBcsyjPktJPVoMZ9SA== X-Authority-Analysis: v=2.4 cv=NKPlPU6g c=1 sm=1 tr=0 ts=6a283228 cx=c_pps a=ULNsgckmlI/WJG3HAyAuOQ==:117 a=jO6dYz2E5lbJ9Xj+xBc9tQ==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=bqaog6Zag4lIKP_6AjkA:9 a=91Ohj-z5vtWLULLE:21 a=QEXdDO2ut3YA:10 a=1WsBpfsz9X-RYQiigVTh:22 X-Proofpoint-ORIG-GUID: oRdpi9F-HA6F2gc7IXlqQrLPrFjJfBOY X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-09_03,2026-06-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 adultscore=0 spamscore=0 priorityscore=1501 lowpriorityscore=0 clxscore=1015 impostorscore=0 malwarescore=0 phishscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606090147 Clock controller drivers are essential for booting up SoCs and are not really optional for a given platform. Kernel should not ask users choice of drivers when that choice is obvious and known to the developers that answer should be 'yes' or 'module'. Switch all Qualcomm clock controller drivers which are chosen in defconfig to respective default 'yes' or 'module'. This has no impact on ARM64 defconfig include/generated/autoconf.h, however changes few drivers for ARM 32-bit: 1. multi_v7_defconfig: Enable QCOM_CLK_RPMH as module, because SDX55 (ARM 32-bit) uses it. 2. qcom_defconfig: Enable QCOM_A53PLL, QCOM_CLK_APCS_MSM8916 and MSM_GCC_8916 as built-in, because MSM8916 is also used ARM 32-bit. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Konrad Dybcio --- Changes in v2: 1. Add defaults for msm8994-8996-8998. 2. Move defconfig change to separate commit. 3. Drop Rb tag becauase of above. --- drivers/clk/qcom/Kconfig | 122 +++++++++++++++++++++++++++++++++++++++++++= ++++ 1 file changed, 122 insertions(+) diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index 3b8768d80d89..d8281ed68dc5 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -23,6 +23,7 @@ config CLK_ELIZA_DISPCC tristate "Eliza Display Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_ELIZA_GCC + default m if ARCH_QCOM help Support for the display clock controllers on Eliza SoCs. Say Y if you want to support display devices and functionality such as @@ -32,6 +33,7 @@ config CLK_ELIZA_GCC tristate "Eliza Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Eliza devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -41,6 +43,7 @@ config CLK_ELIZA_TCSRCC tristate "Eliza TCSR Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default m if ARCH_QCOM help Support for the TCSR clock controller on Eliza devices. Say Y if you want to use peripheral devices such as USB/PCIe/UFS. @@ -49,6 +52,7 @@ config CLK_GLYMUR_DISPCC tristate "Glymur Display Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_GLYMUR_GCC + default m if ARCH_QCOM help Support for the display clock controllers on Qualcomm Technologies, Inc. Glymur devices. @@ -59,6 +63,7 @@ config CLK_GLYMUR_GCC tristate "Glymur Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Glymur devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -77,6 +82,7 @@ config CLK_GLYMUR_TCSRCC tristate "Glymur TCSR Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default m if ARCH_QCOM help Support for the TCSR clock controller on Glymur devices. Say Y if you want to use peripheral devices such as USB/PCIe/EDP. @@ -94,6 +100,7 @@ config CLK_KAANAPALI_CAMCC tristate "Kaanapali Camera Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_KAANAPALI_GCC + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc Kaanapali devices. @@ -104,6 +111,7 @@ config CLK_KAANAPALI_DISPCC tristate "Kaanapali Display Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_KAANAPALI_GCC + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc Kaanapali devices. @@ -114,6 +122,7 @@ config CLK_KAANAPALI_GCC tristate "Kaanapali Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Kaanapali devices. Say Y if you want to use peripheral devices such as UART, @@ -123,6 +132,7 @@ config CLK_KAANAPALI_GPUCC tristate "Kaanapali Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_KAANAPALI_GCC + default m if ARCH_QCOM help Support for the graphics clock controller on Kaanapali devices. Say Y if you want to support graphics controller devices and @@ -132,6 +142,7 @@ config CLK_KAANAPALI_TCSRCC tristate "Kaanapali TCSR Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default m if ARCH_QCOM help Support for the TCSR clock controller on Kaanapali devices. Say Y if you want to use peripheral devices such as PCIe, USB, UFS. @@ -140,6 +151,7 @@ config CLK_KAANAPALI_VIDEOCC tristate "Kaanapali Video Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_KAANAPALI_GCC + default m if ARCH_QCOM help Support for the video clock controller on Kaanapali devices. Say Y if you want to support video devices and functionality such as @@ -159,6 +171,7 @@ config CLK_X1E80100_CAMCC tristate "X1E80100 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_X1E80100_GCC + default m if ARCH_QCOM help Support for the camera clock controller on X1E80100 devices. Say Y if you want to support camera devices and camera functionality. @@ -167,6 +180,7 @@ config CLK_X1E80100_DISPCC tristate "X1E80100 Display Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_X1E80100_GCC + default m if ARCH_QCOM help Support for the two display clock controllers on Qualcomm Technologies, Inc. X1E80100 devices. @@ -177,6 +191,7 @@ config CLK_X1E80100_GCC tristate "X1E80100 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Qualcomm Technologies, Inc X1E80100 devices. @@ -187,6 +202,7 @@ config CLK_X1E80100_GPUCC tristate "X1E80100 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_X1E80100_GCC + default m if ARCH_QCOM help Support for the graphics clock controller on X1E80100 devices. Say Y if you want to support graphics controller devices and @@ -196,6 +212,7 @@ config CLK_X1E80100_TCSRCC tristate "X1E80100 TCSR Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the TCSR clock controller on X1E80100 devices. Say Y if you want to use peripheral devices such as SD/UFS. @@ -204,6 +221,7 @@ config CLK_X1P42100_GPUCC tristate "X1P42100 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_X1E80100_GCC + default m if ARCH_QCOM help Support for the graphics clock controller on X1P42100 devices. Say Y if you want to support graphics controller devices and @@ -213,6 +231,7 @@ config CLK_QCM2290_GPUCC tristate "QCM2290 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select QCM_GCC_2290 + default m if ARCH_QCOM help Support for the graphics clock controller on QCM2290 devices. Say Y if you want to support graphics controller devices and @@ -220,6 +239,7 @@ config CLK_QCM2290_GPUCC =20 config QCOM_A53PLL tristate "MSM8916 A53 PLL" + default ARCH_QCOM help Support for the A53 PLL on MSM8916 devices. It provides the CPU with frequencies above 1GHz. @@ -238,6 +258,7 @@ config QCOM_A7PLL config QCOM_CLK_APCS_MSM8916 tristate "MSM8916 APCS Clock Controller" depends on QCOM_APCS_IPC || COMPILE_TEST + default ARCH_QCOM help Support for the APCS Clock Controller on msm8916 devices. The APCS is managing the mux and divider which feeds the CPUs. @@ -249,6 +270,7 @@ config QCOM_CLK_APCC_MSM8996 select QCOM_KRYO_L2_ACCESSORS select INTERCONNECT_CLK if INTERCONNECT depends on ARM64 + default ARCH_QCOM help Support for the CPU clock controller on msm8996 devices. Say Y if you want to support CPU clock scaling using CPUfreq @@ -279,6 +301,7 @@ config QCOM_CLK_RPM config QCOM_CLK_SMD_RPM tristate "RPM over SMD based Clock Controller" depends on QCOM_SMD_RPM + default ARCH_QCOM help The RPM (Resource Power Manager) is a dedicated hardware engine for managing the shared SoC resources in order to keep the lowest power @@ -291,6 +314,7 @@ config QCOM_CLK_SMD_RPM config QCOM_CLK_RPMH tristate "RPMh Clock Driver" depends on QCOM_RPMH + default ARCH_QCOM help RPMh manages shared resources on some Qualcomm Technologies, Inc. SoCs. It accepts requests from other hardware subsystems via RSC. @@ -356,6 +380,7 @@ config IPQ_APSS_6018 depends on ARM64 || COMPILE_TEST depends on QCOM_APCS_IPC || COMPILE_TEST depends on QCOM_SMEM + default ARCH_QCOM help Support for APSS clock controller on IPQ platforms. The APSS clock controller manages the Mux and enable block that feeds the @@ -366,6 +391,7 @@ config IPQ_APSS_6018 config IPQ_CMN_PLL tristate "IPQ CMN PLL Clock Controller" depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for CMN PLL clock controller on IPQ platform. The CMN PLL consumes the AHB/SYS clocks from GCC and supplies @@ -384,6 +410,7 @@ config IPQ_GCC_4019 config IPQ_GCC_5018 tristate "IPQ5018 Global Clock Controller" depends on ARM || ARM64 || COMPILE_TEST + default ARCH_QCOM && ARM64 help Support for global clock controller on ipq5018 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -392,6 +419,7 @@ config IPQ_GCC_5018 config IPQ_GCC_5210 tristate "IPQ5210 Global Clock Controller" depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on ipq5210 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -400,6 +428,7 @@ config IPQ_GCC_5210 config IPQ_GCC_5332 tristate "IPQ5332 Global Clock Controller" depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on ipq5332 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -408,6 +437,7 @@ config IPQ_GCC_5332 config IPQ_GCC_5424 tristate "IPQ5424 Global Clock Controller" depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on ipq5424 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -416,6 +446,7 @@ config IPQ_GCC_5424 config IPQ_GCC_6018 tristate "IPQ6018 Global Clock Controller" depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for global clock controller on ipq6018 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -443,6 +474,7 @@ config IPQ_GCC_8074 tristate "IPQ8074 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for global clock controller on ipq8074 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -452,6 +484,7 @@ config IPQ_GCC_8074 config IPQ_GCC_9574 tristate "IPQ9574 Global Clock Controller" depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for global clock controller on ipq9574 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -472,6 +505,7 @@ config IPQ_NSSCC_5424 tristate "IPQ5424 NSS Clock Controller" depends on ARM64 || COMPILE_TEST depends on IPQ_GCC_5424 + default m if ARCH_QCOM help Support for NSS clock controller on ipq5424 devices. NSSCC receives the clock sources from GCC, CMN PLL and UNIPHY (PCS). @@ -483,6 +517,7 @@ config IPQ_NSSCC_9574 tristate "IPQ9574 NSS Clock Controller" depends on ARM64 || COMPILE_TEST depends on IPQ_GCC_9574 + default m if ARCH_QCOM help Support for NSS clock controller on ipq9574 devices. =20 @@ -515,6 +550,7 @@ config MSM_GCC_8909 config MSM_GCC_8916 tristate "MSM8916 Global Clock Controller" select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on msm8916 devices. Say Y if you want to use devices such as UART, SPI i2c, USB, @@ -583,6 +619,7 @@ config MSM_MMCC_8960 config MSM_GCC_8953 tristate "MSM8953 Global Clock Controller" select QCOM_GDSC + default ARCH_QCOM if ARM64 help Support for the global clock controller on msm8953 devices. Say Y if you want to use devices such as UART, SPI i2c, USB, @@ -619,6 +656,7 @@ config MSM_MMCC_8994 tristate "MSM8994 Multimedia Clock Controller" select MSM_GCC_8994 select QCOM_GDSC + default m if ARCH_QCOM && ARM64 help Support for the multimedia clock controller on msm8994 devices. Say Y if you want to support multimedia devices such as display, @@ -626,6 +664,7 @@ config MSM_MMCC_8994 =20 config MSM_GCC_8994 tristate "MSM8994 Global Clock Controller" + default ARCH_QCOM if ARM64 help Support for the global clock controller on msm8994 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -634,6 +673,7 @@ config MSM_GCC_8994 config MSM_GCC_8996 tristate "MSM8996 Global Clock Controller" select QCOM_GDSC + default ARCH_QCOM if ARM64 help Support for the global clock controller on msm8996 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -643,6 +683,7 @@ config MSM_MMCC_8996 tristate "MSM8996 Multimedia Clock Controller" select MSM_GCC_8996 select QCOM_GDSC + default m if ARCH_QCOM && ARM64 help Support for the multimedia clock controller on msm8996 devices. Say Y if you want to support multimedia devices such as display, @@ -651,6 +692,7 @@ config MSM_MMCC_8996 config MSM_GCC_8998 tristate "MSM8998 Global Clock Controller" select QCOM_GDSC + default ARCH_QCOM if ARM64 help Support for the global clock controller on msm8998 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -669,6 +711,7 @@ config MSM_MMCC_8998 tristate "MSM8998 Multimedia Clock Controller" select MSM_GCC_8998 select QCOM_GDSC + default m if ARCH_QCOM && ARM64 help Support for the multimedia clock controller on msm8998 devices. Say Y if you want to support multimedia devices such as display, @@ -678,6 +721,7 @@ config QCM_GCC_2290 tristate "QCM2290 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on QCM2290 devices. Say Y if you want to use multimedia devices or peripheral @@ -687,6 +731,7 @@ config QCM_DISPCC_2290 tristate "QCM2290 Display Clock Controller" depends on ARM64 || COMPILE_TEST select QCM_GCC_2290 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc QCM2290 devices. @@ -697,6 +742,7 @@ config QCS_DISPCC_615 tristate "QCS615 Display Clock Controller" depends on ARM64 || COMPILE_TEST select QCS_GCC_615 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc QCS615 devices. @@ -707,6 +753,7 @@ config QCS_CAMCC_615 tristate "QCS615 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select QCS_GCC_615 + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc QCS615 devices. @@ -715,6 +762,7 @@ config QCS_CAMCC_615 =20 config QCS_GCC_404 tristate "QCS404 Global Clock Controller" + default y if ARCH_QCOM && ARM64 help Support for the global clock controller on QCS404 devices. Say Y if you want to use multimedia devices or peripheral @@ -731,6 +779,7 @@ config SA_CAMCC_8775P tristate "SA8775P Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SA_GCC_8775P + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SA8775P devices. @@ -741,6 +790,7 @@ config QCS_GCC_8300 tristate "QCS8300 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Qualcomm Technologies, Inc QCS8300 devices. @@ -751,6 +801,7 @@ config QCS_GCC_615 tristate "QCS615 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on QCS615 devices. Say Y if you want to use multimedia devices or peripheral @@ -760,6 +811,7 @@ config QCS_GPUCC_615 tristate "QCS615 Graphics clock controller" depends on ARM64 || COMPILE_TEST select QCS_GCC_615 + default m if ARCH_QCOM help Support for the graphics clock controller on QCS615 devices. Say Y if you want to support graphics controller devices and @@ -769,6 +821,7 @@ config QCS_VIDEOCC_615 tristate "QCS615 Video Clock Controller" depends on ARM64 || COMPILE_TEST select QCS_GCC_615 + default m if ARCH_QCOM help Support for the video clock controller on QCS615 devices. Say Y if you want to support video devices and functionality such as @@ -788,6 +841,7 @@ config SC_CAMCC_7280 tristate "SC7280 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7280 + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SC7280 devices. @@ -808,6 +862,7 @@ config SC_CAMCC_8280XP tristate "SC8280XP Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_8280XP + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SC8280XP devices. @@ -818,6 +873,7 @@ config SA_DISPCC_8775P tristate "SA8775P Display Clock Controller" depends on ARM64 || COMPILE_TEST select SA_GCC_8775P + default m if ARCH_QCOM help Support for the two display clock controllers on Qualcomm Technologies, Inc. SA8775P devices. @@ -838,6 +894,7 @@ config SC_DISPCC_7280 tristate "SC7280 Display Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7280 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc. SC7280 devices. @@ -848,6 +905,7 @@ config SC_DISPCC_8280XP tristate "SC8280XP Display Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_8280XP + default m if ARCH_QCOM help Support for the two display clock controllers on Qualcomm Technologies, Inc. SC8280XP devices. @@ -859,6 +917,7 @@ config SA_GCC_8775P select QCOM_GDSC depends on ARM64 || COMPILE_TEST depends on COMMON_CLK_QCOM + default ARCH_QCOM help Support for the global clock controller on SA8775 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -869,6 +928,7 @@ config SA_GPUCC_8775P depends on ARM64 || COMPILE_TEST select QCOM_GDSC select SA_GCC_8775P + default m if ARCH_QCOM help Support for the graphics clock controller on SA8775P devices. Say Y if you want to support graphics controller devices and @@ -897,6 +957,7 @@ config SC_GCC_7180 select QCOM_GDSC depends on COMMON_CLK_QCOM depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on SC7180 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -907,6 +968,7 @@ config SC_GCC_7280 select QCOM_GDSC depends on COMMON_CLK_QCOM depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on SC7280 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -917,6 +979,7 @@ config SC_GCC_8180X select QCOM_GDSC depends on COMMON_CLK_QCOM depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on SC8180X devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -927,6 +990,7 @@ config SC_GCC_8280XP select QCOM_GDSC depends on COMMON_CLK_QCOM depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on SC8280XP devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -945,6 +1009,7 @@ config SC_GPUCC_7280 tristate "SC7280 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7280 + default m if ARCH_QCOM help Support for the graphics clock controller on SC7280 devices. Say Y if you want to support graphics controller devices and @@ -954,6 +1019,7 @@ config SC_GPUCC_8280XP tristate "SC8280XP Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_8280XP + default m if ARCH_QCOM help Support for the graphics clock controller on SC8280XP devices. Say Y if you want to support graphics controller devices and @@ -972,6 +1038,7 @@ config SC_LPASSCC_8280XP tristate "SC8280 Low Power Audio Subsystem (LPASS) Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_8280XP + default m if ARCH_QCOM help Support for the LPASS clock controller on SC8280XP devices. Say Y if you want to use the LPASS branch clocks of the LPASS clock @@ -992,6 +1059,7 @@ config SC_LPASS_CORECC_7280 depends on ARM64 || COMPILE_TEST select SC_GCC_7280 select QCOM_GDSC + default m if ARCH_QCOM help Support for the LPASS(Low Power Audio Subsystem) core and audio clock controller on SC7280 devices. @@ -1011,6 +1079,7 @@ config SC_VIDEOCC_7280 tristate "SC7280 Video Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7280 + default m if ARCH_QCOM help Support for the video clock controller on SC7280 devices. Say Y if you want to support video devices and functionality such as @@ -1020,6 +1089,7 @@ config SDM_CAMCC_845 tristate "SDM845 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SDM_GCC_845 + default m if ARCH_QCOM help Support for the camera clock controller on SDM845 devices. Say Y if you want to support camera devices and camera functionality. @@ -1071,6 +1141,7 @@ config QDU_GCC_1000 tristate "QDU1000/QRU1000 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on QDU1000 and QRU1000 devices. Say Y if you want to use peripheral @@ -1089,6 +1160,7 @@ config SDM_GCC_845 tristate "SDM845/SDM670 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SDM845 and SDM670 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -1098,6 +1170,7 @@ config SDM_GPUCC_845 tristate "SDM845 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SDM_GCC_845 + default m if ARCH_QCOM help Support for the graphics clock controller on SDM845 devices. Say Y if you want to support graphics controller devices and @@ -1108,6 +1181,7 @@ config SDM_VIDEOCC_845 depends on ARM64 || COMPILE_TEST select SDM_GCC_845 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SDM845 devices. Say Y if you want to support video devices and functionality such as @@ -1117,6 +1191,7 @@ config SDM_DISPCC_845 tristate "SDM845 Display Clock Controller" depends on ARM64 || COMPILE_TEST select SDM_GCC_845 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SDM845 devices. @@ -1127,6 +1202,7 @@ config SDM_LPASSCC_845 tristate "SDM845 Low Power Audio Subsystem (LPAAS) Clock Controller" depends on ARM64 || COMPILE_TEST select SDM_GCC_845 + default m if ARCH_QCOM help Support for the LPASS clock controller on SDM845 devices. Say Y if you want to use the LPASS branch clocks of the LPASS clock @@ -1153,6 +1229,7 @@ config SDX_GCC_65 config SDX_GCC_75 tristate "SDX75 Global Clock Controller" select QCOM_GDSC + default ARCH_QCOM if ARM64 help Support for the global clock controller on SDX75 devices. Say Y if you want to use peripheral devices such as UART, @@ -1170,6 +1247,7 @@ config SM_CAMCC_6350 tristate "SM6350 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_6350 + default m if ARCH_QCOM help Support for the camera clock controller on SM6350 devices. Say Y if you want to support camera devices and camera functionality. @@ -1186,6 +1264,7 @@ config SM_CAMCC_MILOS tristate "Milos Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_MILOS + default m if ARCH_QCOM help Support for the camera clock controller on Milos devices. Say Y if you want to support camera devices and camera functionality. @@ -1204,6 +1283,7 @@ config SM_CAMCC_8250 tristate "SM8250 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8250 + default m if ARCH_QCOM help Support for the camera clock controller on SM8250 devices. Say Y if you want to support camera devices and camera functionality. @@ -1220,6 +1300,7 @@ config SM_CAMCC_8550 tristate "SM8550 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8550 + default m if ARCH_QCOM help Support for the camera clock controller on SM8550 devices. Say Y if you want to support camera devices and camera functionality. @@ -1228,6 +1309,7 @@ config SM_CAMCC_8650 tristate "SM8650 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8650 + default m if ARCH_QCOM help Support for the camera clock controller on SM8650 devices. Say Y if you want to support camera devices and camera functionality. @@ -1236,6 +1318,7 @@ config SM_CAMCC_8750 tristate "SM8750 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8750 + default m if ARCH_QCOM help Support for the camera clock controller on SM8750 devices. The camera clock controller has a separate cambist controller which @@ -1256,6 +1339,7 @@ config SM_DISPCC_6115 tristate "SM6115 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_6115 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM6115/SM4250 devices. @@ -1286,6 +1370,7 @@ config SM_DISPCC_8250 tristate "SM8150/SM8250/SM8350 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_8150 || SM_GCC_8250 || SM_GCC_8350 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM8150/SM8250/SM8350 devices. @@ -1296,6 +1381,7 @@ config SM_DISPCC_6350 tristate "SM6350 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_6350 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM6350 devices. @@ -1316,6 +1402,7 @@ config SM_DISPCC_MILOS tristate "Milos Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_MILOS + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc Milos devices. @@ -1326,6 +1413,7 @@ config SM_DISPCC_8450 tristate "SM8450 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_8450 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM8450 or SM8475 devices. @@ -1336,6 +1424,7 @@ config SM_DISPCC_8550 tristate "SM8550 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_8550 || SM_GCC_8650 || SAR_GCC_2130P + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SAR2130P, SM8550 or SM8650 devices. @@ -1347,6 +1436,7 @@ config SM_DISPCC_8750 depends on ARM64 || COMPILE_TEST depends on SM_GCC_8750 select QCOM_GDSC + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM8750 devices. @@ -1357,6 +1447,7 @@ config SM_GCC_4450 tristate "SM4450 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM4450 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -1366,6 +1457,7 @@ config SM_GCC_6115 tristate "SM6115 and SM4250 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM6115 and SM4250 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -1384,6 +1476,7 @@ config SM_GCC_6350 tristate "SM6350 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM6350 devices. Say Y if you want to use peripheral devices such as UART, @@ -1411,6 +1504,7 @@ config SM_GCC_MILOS tristate "Milos Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Milos devices. Say Y if you want to use peripheral devices such as UART, @@ -1420,6 +1514,7 @@ config SM_GCC_8150 tristate "SM8150 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM8150 devices. Say Y if you want to use peripheral devices such as UART, @@ -1429,6 +1524,7 @@ config SM_GCC_8250 tristate "SM8250 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM8250 devices. Say Y if you want to use peripheral devices such as UART, @@ -1438,6 +1534,7 @@ config SM_GCC_8350 tristate "SM8350 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM8350 devices. Say Y if you want to use peripheral devices such as UART, @@ -1447,6 +1544,7 @@ config SM_GCC_8450 tristate "SM8450 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM8450 or SM8475 devices. @@ -1457,6 +1555,7 @@ config SM_GCC_8550 tristate "SM8550 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM8550 devices. Say Y if you want to use peripheral devices such as UART, @@ -1466,6 +1565,7 @@ config SM_GCC_8650 tristate "SM8650 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM8650 devices. Say Y if you want to use peripheral devices such as UART, @@ -1475,6 +1575,7 @@ config SM_GCC_8750 tristate "SM8750 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM8750 devices. Say Y if you want to use peripheral devices such as UART, @@ -1493,6 +1594,7 @@ config SM_GPUCC_6115 tristate "SM6115 Graphics Clock Controller" select SM_GCC_6115 depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the graphics clock controller on SM6115 devices. Say Y if you want to support graphics controller devices and @@ -1520,6 +1622,7 @@ config SM_GPUCC_6350 tristate "SM6350 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_6350 + default m if ARCH_QCOM help Support for the graphics clock controller on SM6350 devices. Say Y if you want to support graphics controller devices and @@ -1529,6 +1632,7 @@ config SM_GPUCC_MILOS tristate "Milos Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_MILOS + default m if ARCH_QCOM help Support for the graphics clock controller on Milos devices. Say Y if you want to support graphics controller devices and @@ -1538,6 +1642,7 @@ config SM_GPUCC_8150 tristate "SM8150 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8150 + default m if ARCH_QCOM help Support for the graphics clock controller on SM8150 devices. Say Y if you want to support graphics controller devices and @@ -1547,6 +1652,7 @@ config SM_GPUCC_8250 tristate "SM8250 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8250 + default m if ARCH_QCOM help Support for the graphics clock controller on SM8250 devices. Say Y if you want to support graphics controller devices and @@ -1556,6 +1662,7 @@ config SM_GPUCC_8350 tristate "SM8350 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8350 + default m if ARCH_QCOM help Support for the graphics clock controller on SM8350 devices. Say Y if you want to support graphics controller devices and @@ -1565,6 +1672,7 @@ config SM_GPUCC_8450 tristate "SM8450 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8450 + default m if ARCH_QCOM help Support for the graphics clock controller on SM8450 or SM8475 devices. @@ -1575,6 +1683,7 @@ config SM_GPUCC_8550 tristate "SM8550 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8550 + default m if ARCH_QCOM help Support for the graphics clock controller on SM8550 devices. Say Y if you want to support graphics controller devices and @@ -1584,6 +1693,7 @@ config SM_GPUCC_8650 tristate "SM8650 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8650 + default m if ARCH_QCOM help Support for the graphics clock controller on SM8650 devices. Say Y if you want to support graphics controller devices and @@ -1593,6 +1703,7 @@ config SM_GPUCC_8750 tristate "SM8750 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8750 + default m if ARCH_QCOM help Support for the graphics clock controller on SM8750 devices. Say Y if you want to support graphics controller devices and @@ -1611,6 +1722,7 @@ config SM_TCSRCC_8550 tristate "SM8550 TCSR Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the TCSR clock controller on SM8550 devices. Say Y if you want to use peripheral devices such as SD/UFS. @@ -1619,6 +1731,7 @@ config SM_TCSRCC_8650 tristate "SM8650 TCSR Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the TCSR clock controller on SM8650 devices. Say Y if you want to use peripheral devices such as SD/UFS. @@ -1627,6 +1740,7 @@ config SM_TCSRCC_8750 tristate "SM8750 TCSR Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default m if ARCH_QCOM help Support for the TCSR clock controller on SM8750 devices. Say Y if you want to use peripheral devices such as UFS/USB/PCIe. @@ -1636,6 +1750,7 @@ config SA_VIDEOCC_8775P depends on ARM64 || COMPILE_TEST select SA_GCC_8775P select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on Qualcomm Technologies, Inc. SA8775P devices. @@ -1647,6 +1762,7 @@ config SM_VIDEOCC_6350 depends on ARM64 || COMPILE_TEST select SM_GCC_6350 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SM6350 devices. Say Y if you want to support video devices and functionality such as @@ -1667,6 +1783,7 @@ config SM_VIDEOCC_MILOS depends on ARM64 || COMPILE_TEST select SM_GCC_MILOS select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on Qualcomm Technologies, Inc. Milos devices. @@ -1688,6 +1805,7 @@ config SM_VIDEOCC_8250 depends on ARM64 || COMPILE_TEST select SM_GCC_8250 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SM8250 devices. Say Y if you want to support video devices and functionality such as @@ -1707,6 +1825,7 @@ config SM_VIDEOCC_8550 tristate "SM8550 Video Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on Qualcomm Technologies, Inc. SM8550 or SM8650 or X1E80100 devices. @@ -1718,6 +1837,7 @@ config SM_VIDEOCC_8750 depends on ARM64 || COMPILE_TEST select SM_GCC_8750 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on Qualcomm Technologies, Inc. SM8750 devices. @@ -1758,6 +1878,7 @@ config KRAITCC config CLK_GFM_LPASS_SM8250 tristate "SM8250 GFM LPASS Clocks" depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the Glitch Free Mux (GFM) Low power audio subsystem (LPASS) clocks found on SM8250 SoCs. @@ -1767,6 +1888,7 @@ config SM_VIDEOCC_8450 depends on ARM64 || COMPILE_TEST select SM_GCC_8450 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on Qualcomm Technologies, Inc. SM8450 or SM8475 devices. --=20 2.53.0 From nobody Tue Jun 16 04:39:20 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5160F4921AB for ; Tue, 9 Jun 2026 15:32:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781019179; cv=none; b=ZDssGRFtF3i4E79s20JJ3r3VVlcdPGnIJ8BwnAaNXQlH9SlC5MyBzRrAO1e1xEddrPIAtokEZFxdScEAUmZmoz867EexBaWq0fgTeRxMyTg3Gw+krNtXj6e0fT8NyUgbOkcgZTvWxaxxKT2Vtdca6BSdAkJSi80sUESzdK5zNyQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781019179; c=relaxed/simple; bh=VhUpIZusEDwNFbqFlc2LibIE0jDqP22f5bKnLwzbnmQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=RQoit11VrimCP1FVW8Ix6Fo2+gfxLcLC/MZlkSeflF4dP1ErSwoyMgKD8yZnkRXrQaqmNBDXTzif5pTB7B3Pj7amGneVvv4FA2STVTlbm7TGwx/8idGTHCo0IM7OdTIT9v02rKt0xvwzOQIps7360n4idutOFJhyDbb1BpuGdWU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Bplrk6K6; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=I8823T17; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Bplrk6K6"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="I8823T17" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 659ClUY62693931 for ; Tue, 9 Jun 2026 15:32:56 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= WTvP0lPke9tdXWHBSp8VVmCBcodaAo5HdZeUd/qpTIM=; b=Bplrk6K68e8hUO1I cDeb1LJ6SG7fIslSAwW3xMowylIS9OX22CGqR8HIN306WKETv7Wps+4eyx/OHorU ozv098GLKJQX5W+RJOyysGBidcKsMASHHespZPFaJ291ioOwgcYe7Rn2zMgKechO 0NeU0WKPElh1PMcBK5rLCA2zb1INfZMiWKiPGUlzJxw4XS+E+aFuJQ8BbOmucrRy IwwATNEHkI2VlxevxGMxZsl69D0OtR26/xkbgNVeBSQfJ9fes+phkWoVyBjojOQ6 GXHISFi42y4eqGuHbTJQXiy+Wp+uf4SrGK22w3Ytm6hFeWNAqLd3Rozgez1Bh0Cy 0Ur4jg== Received: from mail-ot1-f71.google.com (mail-ot1-f71.google.com [209.85.210.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4epg3v1saa-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 09 Jun 2026 15:32:56 +0000 (GMT) Received: by mail-ot1-f71.google.com with SMTP id 46e09a7af769-7e6ed99d4dbso4927715a34.0 for ; Tue, 09 Jun 2026 08:32:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781019176; x=1781623976; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=WTvP0lPke9tdXWHBSp8VVmCBcodaAo5HdZeUd/qpTIM=; b=I8823T17Kfb7a2SCvtPrN1m8ncicikukpM9qH3DvuTHa+5PWxu9ppYHI7KxZ4cy+/s a4YC5hKBbxKJCeMEgiggWYJKvH0a/Ta5ZbyMJdFYNFc18ufdbThaczWQyVl2HS0FaDPq YshYwvhGmjDpApxquEkQoGBjhE310f7of2nC6IKr2aRtl6K7hawyLploSL/XeyINcse8 +vk6G9CExpoY1fhbeb1N/D3GvtzY5+HPA7yjtSDBwWH830+iwg0IRl8NG6Rs7NpDcb/u 7ZDORHTGcD9x7NEHp++SXtD8+XZsK6Kd/Wbf8+fygsfRADeVn+k1QjD++RzGCtxI7Nh6 IJCQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781019176; x=1781623976; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=WTvP0lPke9tdXWHBSp8VVmCBcodaAo5HdZeUd/qpTIM=; b=pXeVbLm1yS2PLCD/pZAmE4AxXqxPz8fdUwnLwy+HLNoNzlq2+6v+hU8084dTQ4mz4p odYtTCwztzCctFkli0lnZFm9jXCvnC2ij3+9fwdeA2LgWx2+C5kL3VKS47MhyV/aylNl Uyg7TKYTeLyqQjSBCIiEVCJ4rj+QQqQu5LnLjr6t3PbrmMnRa8KR7vgQjpeMjmm77dDm nsMoFv0998uBY9S7yeFZLbDeHl4WvD2B0XQskHBdnQDwAntcHmSeCbw0Srb6MGBkj3XL jFR43zeBLoU+20xTbnL3ijGaCvujQAd37e4xRltJ4iZjSLgTP6cI30ehI/1gjdSQ3lXe lzLw== X-Forwarded-Encrypted: i=1; AFNElJ8Nkx/UXByI2OHf9vdQw1Q5yWDAPQJ0fPUQ7hot8EY9uZY57wJXJol7Uaj8fbfslslT1phOuXm28O2Cz6k=@vger.kernel.org X-Gm-Message-State: AOJu0Yw48ICty0hvnz7rWCpzBxyoiqqxEIS3b8fdSQRgYrQWzLV/TeK5 Fp66MNqSe9muJOH2fXKRgE9yzEyhTQhXzdYiNxzk/UFOQ4SyH7mG7C05830CEWCdRUDQFf177zG bqC+hrJNbPaQvp/S3+zMMqXCOC1SQGTSyeqooG9Km1XlTyqjovwWTChqdQVMlQyzQKBQ= X-Gm-Gg: Acq92OGgzF/ctoHGrLKWcGK0Qm2Lvl4mwQKgRFiFJiYv721eiFLjYSRC9DwfIGLfajp q2kqEO0v1lUTRfaUQWtQEed3AsaeqgswQY2EEj9oIQPxy43v/a8xHjSlcA/nu4ivjUwLaB+i1fU ay61ZMJrKvKXgORkq7iq7n0XySrhdrc9LKJ+pF4q5P4F4j5+3Z3tds0CtZ39CHkitV+/5AN1imw RTrAhhn5XesN1DldlNfB1laul5It/E+6cLy4saHn9olTrommA2OWsGuXaRa+IYEF3g2GD6x4PbT Mifb2y0+ouQExNHWHkyPTOXQ2gkrEtTkQK3WMPrRiSpaWLQ+Gd/vTVQntN3cJ91RUk/Xnev4qoB gt/41ebye5yRoVwpt7bMTURkucpsF/krN7vL7muGuZtwxGxMgnJYeYvyo X-Received: by 2002:a05:6830:270e:b0:7e6:1e3c:912 with SMTP id 46e09a7af769-7e70c5c188amr12136461a34.2.1781019175559; Tue, 09 Jun 2026 08:32:55 -0700 (PDT) X-Received: by 2002:a05:6830:270e:b0:7e6:1e3c:912 with SMTP id 46e09a7af769-7e70c5c188amr12136384a34.2.1781019175057; Tue, 09 Jun 2026 08:32:55 -0700 (PDT) Received: from [127.0.1.1] ([178.197.222.150]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f368e9fsm60938203f8f.37.2026.06.09.08.32.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jun 2026 08:32:54 -0700 (PDT) From: Krzysztof Kozlowski Date: Tue, 09 Jun 2026 17:32:38 +0200 Subject: [PATCH v2 4/7] clk: qcom: Make important ARM32 drivers default Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260609-clk-qcom-defaults-v2-4-0c67c06dca11@oss.qualcomm.com> References: <20260609-clk-qcom-defaults-v2-0-0c67c06dca11@oss.qualcomm.com> In-Reply-To: <20260609-clk-qcom-defaults-v2-0-0c67c06dca11@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Krzysztof Kozlowski X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=5676; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=VhUpIZusEDwNFbqFlc2LibIE0jDqP22f5bKnLwzbnmQ=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBqKDIY4Pfn5koudJH+mfnjIyKNZEyH+Gskr2Qi/ Pg35c9Ft1KJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaigyGAAKCRDBN2bmhouD 1z01D/4jmDMsz26CKN+LYCZcjTH9MlvvLWZHkPeGIyVg7AO3D1HCVFsT+DmnU/0xXtHM+k1cZe8 SXNbAyWF8pDNKPjvDO8bog3jkSsnXua8vrX4NeCaY8coHalKtxA9Pvp9u0qeOEsvXgkPgK7x1jt +HwLKGuR8k5GdvyIokFOkZ1VkDH5FY3JC1vdK7tcIfVhc7IIu0CXr5S1Vb52eVgTtLhPPu1DV4e qhmnMoYLuVJcFG3slwCQa2KVJPJ6gULSIHAGl+pTI4qYBAo5S23HWS+wJtFg2nADJiTLVwsAa73 I7G5CmBYeHvC58fwt71/JS9jFU145yd+yGYuFu3oqCHrNnYQTWEPdkVISPH2U0OAX2WWmvhWIUa VnXmnlB20QnT2a5/OBa/hW9FtoMLd42wjCml1bTqdkDpoPo9RqSoPlof/f+c3bp8USxLQg1p8rs scAUFGx820AREfkY0RHRTQzfrFg01Rk/sumljTn7IvC0BTsskEpDsekuxLcIl+KcbG0A3t14uzd eM+dMLNsHfV7ONMQUfrAt45j0xGuLNfaGu58LBkxc30gJOVAeUWxQ6Ztsa2UAwBJ2hexOptFQAr WUYqtbHrnWGsYKpo0vbbGMa6WMIUKTpQMtCGyGP0lTMO3+5nfDF++K/vRH9wareKC550NZjqu6V xl1Znqdej071O1Q== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Authority-Analysis: v=2.4 cv=St6gLvO0 c=1 sm=1 tr=0 ts=6a283228 cx=c_pps a=OI0sxtj7PyCX9F1bxD/puw==:117 a=jO6dYz2E5lbJ9Xj+xBc9tQ==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=nVu6gHFLEUU7Sl8RD4kA:9 a=QEXdDO2ut3YA:10 a=Z1Yy7GAxqfX1iEi80vsk:22 X-Proofpoint-ORIG-GUID: l87frNfBw0Yo52McA2Y5-NvGAlcTSREI X-Proofpoint-GUID: l87frNfBw0Yo52McA2Y5-NvGAlcTSREI X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA5MDE0NyBTYWx0ZWRfXzKGfo8swkb2K dCRf+Qu9f+siyzRH3wRV2ELaAP51b0JHE4AdJmiEL3YWThLeuZE3NiQMChOX2s0oeqatLaF5IyT mDCuQb463rhbPucg3RhXpgQyofAlfjRwG01sV+MijQtrqL4OVWWHy8TulqEM3yMP9cKZ9L12/M4 2XEuflf4wlflf1v05JK0whfsJcmcGCiIu69+ABqksTExQFGDpdky4gNeFkyvt/5UVQo6eWx/MEC O7TX+zkypEBXFxOADUjmLiZ8TJRcbtSaA5Aq8H4DZ0/ahKgMcGwyxtrimOo22IAIfcuQ/MiAqZY jScTgktNGu1wN9+/nuZ5u6NvmoH1RXxKa3zPY77xziwEBDvzv+psl23SgTNKTr86v5YOHk7MDmB YHj6XbnVyxLXiAES5GWbyw8Y5raJT454V/M9s4mnqY9mrX0o8wz0VOrYSMHVLDIHzawO03vFtYZ 7s1JgTX6p98pOV5aCYg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-09_03,2026-06-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 malwarescore=0 suspectscore=0 adultscore=0 lowpriorityscore=0 clxscore=1015 spamscore=0 bulkscore=0 phishscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606090147 Clock controller drivers are essential for booting up SoCs and are not really optional for a given platform. Kernel should not ask users choice of drivers when that choice is obvious and known to the developers that answer should be 'yes' or 'module'. Switch all Qualcomm clock controller drivers which are chosen in ARM 32-bit qcom defconfig to a default 'yes'. This has no impact on ARM32 qcom defconfig and ARM64 defconfig include/generated/autoconf.h, however enables a few drivers for ARM32 multi_v7 defconfig: IPQ_GCC_4019, QCOM_CLK_APCS_SDX55, MSM_LCC_8960, SDX_GCC_55, QCOM_CLK_RPMH as module, IPQ_GCC_806X, IPQ_LCC_806X and QCOM_A7PLL. Enabling these on multi_v7 is expected to properly boot these SoCs with defconfig. Signed-off-by: Krzysztof Kozlowski --- Changes in v2: 1. New patch --- drivers/clk/qcom/Kconfig | 15 +++++++++++++++ 1 file changed, 15 insertions(+) diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index d8281ed68dc5..ed969553649c 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -249,6 +249,7 @@ config QCOM_A53PLL config QCOM_A7PLL tristate "A7 PLL driver for SDX55 and SDX65" depends on ARM || COMPILE_TEST + default ARCH_QCOM help Support for the A7 PLL on SDX55 and SDX65 devices. It provides the CPU = with frequencies above 1GHz. @@ -280,6 +281,7 @@ config QCOM_CLK_APCS_SDX55 tristate "SDX55 and SDX65 APCS Clock Controller" depends on QCOM_APCS_IPC || COMPILE_TEST depends on ARM || COMPILE_TEST + default ARCH_QCOM help Support for the APCS Clock Controller on SDX55, SDX65 platforms. The APCS is managing the mux and divider which feeds the CPUs. @@ -289,6 +291,7 @@ config QCOM_CLK_APCS_SDX55 config QCOM_CLK_RPM tristate "RPM based Clock Controller" depends on MFD_QCOM_RPM + default ARCH_QCOM help The RPM (Resource Power Manager) is a dedicated hardware engine for managing the shared SoC resources in order to keep the lowest power @@ -341,6 +344,7 @@ config APQ_GCC_8084 tristate "APQ8084 Global Clock Controller" depends on ARM || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on apq8084 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -351,6 +355,7 @@ config APQ_MMCC_8084 depends on ARM || COMPILE_TEST select APQ_GCC_8084 select QCOM_GDSC + default ARCH_QCOM help Support for the multimedia clock controller on apq8084 devices. Say Y if you want to support multimedia devices such as display, @@ -402,6 +407,7 @@ config IPQ_CMN_PLL config IPQ_GCC_4019 tristate "IPQ4019 Global Clock Controller" depends on ARM || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on ipq4019 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -456,6 +462,7 @@ config IPQ_GCC_6018 config IPQ_GCC_806X tristate "IPQ806x Global Clock Controller" depends on ARM || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on ipq806x devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -465,6 +472,7 @@ config IPQ_LCC_806X tristate "IPQ806x LPASS Clock Controller" depends on ARM || COMPILE_TEST select IPQ_GCC_806X + default ARCH_QCOM help Support for the LPASS clock controller on ipq806x devices. Say Y if you want to use audio devices such as i2s, pcm, @@ -533,6 +541,7 @@ config IPQ_NSSCC_QCA8K config MSM_GCC_8660 tristate "MSM8660 Global Clock Controller" depends on ARM || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on msm8660 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -577,6 +586,7 @@ config MSM_GCC_8939 config MSM_GCC_8960 tristate "APQ8064/MSM8960 Global Clock Controller" depends on ARM || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on apq8064/msm8960 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -585,6 +595,7 @@ config MSM_GCC_8960 config MSM_LCC_8960 tristate "APQ8064/MSM8960/MDM9650 LPASS Clock Controller" depends on ARM || COMPILE_TEST + default ARCH_QCOM help Support for the LPASS clock controller on apq8064/msm8960/mdm9650 devices. @@ -611,6 +622,7 @@ config MSM_MMCC_8960 tristate "MSM8960 Multimedia Clock Controller" depends on ARM || COMPILE_TEST select MSM_GCC_8960 + default ARCH_QCOM help Support for the multimedia clock controller on msm8960 devices. Say Y if you want to support multimedia devices such as display, @@ -629,6 +641,7 @@ config MSM_GCC_8974 tristate "MSM8974 Global Clock Controller" depends on ARM || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on msm8974 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -639,6 +652,7 @@ config MSM_MMCC_8974 depends on ARM || COMPILE_TEST select MSM_GCC_8974 select QCOM_GDSC + default ARCH_QCOM help Support for the multimedia clock controller on msm8974 devices. Say Y if you want to support multimedia devices such as display, @@ -1212,6 +1226,7 @@ config SDX_GCC_55 tristate "SDX55 Global Clock Controller" depends on ARM || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SDX55 devices. Say Y if you want to use peripheral devices such as UART, --=20 2.53.0 From nobody Tue Jun 16 04:39:20 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2FCB349250C for ; Tue, 9 Jun 2026 15:32:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781019181; cv=none; b=NCitYNvhzthA2Jkd2Ls9xT3XB0X5FdHWhKovqBijleIv6sJep4EdrkOvtNUX+DUWyeLu5x5OL21iWKEkWRG19h3yb6tH6VsfAyCnJNRUAZqkJbvvehyVo5AimjYmdpp/1aRCu61vxCPU4P5Wl1vfB55f3HuFNd+TNU4bVRpFZ1A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781019181; c=relaxed/simple; bh=q59UObcAMY1V9mVGqT7Dy3nTkUBnxvxsdcJF9VMZOXM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=EwDM4mtR7iHGbJU309xEhwb2r/Fqy+FvsCmJCtqHun7g838fTDYwz9zG7pnNbx/TU07yEtQp20S8Ye9ljMY9bXjkTPDt3ZnwAUjVj2pJ8SxWjLH1X707vB7HM/oUU29R/xeuBdJe1WopaR3B6xJqN0V1uaPCefkUI3n3cMEMFW4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=phqT9WP1; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=c5tgcVkS; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="phqT9WP1"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="c5tgcVkS" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 659CnI4K2668352 for ; Tue, 9 Jun 2026 15:32:58 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 42OvwCVR1sO2H7O8XUidUVQnaR3TpDPd+Mconx0OdVU=; b=phqT9WP19YZ3PBZG Ry+l8ez+MNmRPCEHhtLLYAaQ4q6WYu+DJwpwBgefChLkYCgKPapBHKkIcoPjXaHh ToGDIH+HPiLNQX1O7/uuI11JVkIr5kQEyUoSPmpuqJpBj18JhtzJOW39OQp1zDc8 7ek0QutbgrrvkRN/j/0RpcEAYOSvCz748ecdrKH15XjBTfGlDQyZ1fGDIaJmNCJu D9szeagm6zcCBsTQUvt2lGNoRmSFvfhmmrYKabMnxb5jvL14ZaWBAglXRXe68QvA Zg4VFjgFsjARaUi5kde2FtY81lQJgHzEUObxScY8qQvqg5PIlBzwCjeHGIh8HvzI 9Dtj7A== Received: from mail-ot1-f72.google.com (mail-ot1-f72.google.com [209.85.210.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4epe25tb4x-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 09 Jun 2026 15:32:58 +0000 (GMT) Received: by mail-ot1-f72.google.com with SMTP id 46e09a7af769-7e6b5ea69f7so7352241a34.2 for ; Tue, 09 Jun 2026 08:32:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781019177; x=1781623977; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=42OvwCVR1sO2H7O8XUidUVQnaR3TpDPd+Mconx0OdVU=; b=c5tgcVkSa+HfKlIBgXW+NLoFZBc4xRcuKlv8fSbi6+crEXKWJF4d/Ix+QDzJ4nxwmI xEz8pUSR0Qof+A6C1oijgG/zKdj8W7Qt6iNsrZ0bc0r2k0P9JmO5xzWoBBipMvKn5dp8 EzCQO+CJKLOr0joTeElynfDSI95tFC6sTVs7ruTxLCrLIS81K9yz7Q2QNWRc+Gv9zfvX Kxtguz+9jd67pWO8ig3Nd1zJNL2sevPPufie1hD0QxBvHiwLJQCylP1qHjX3N4OaivL6 2oXRuEkVeq5qCgYH04ffirNuKr8NRuI/QcWtnYpNUEghoPaYIeQ1KuNPt8L59zxT/F1M HleA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781019177; x=1781623977; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=42OvwCVR1sO2H7O8XUidUVQnaR3TpDPd+Mconx0OdVU=; b=gvPPLx1vdvcEJ1kEUQjm8ukd2SxpiI5RNnJCLSrNQsn1tp6bTSkOR/FzbRnGbq5hyO GQUgxRwZRfkKAXjD8yvMDUlgfpQwfdoDXILsnk/YldR6PC+dYCFbg+4MGrQl9v9GspdU Mt0seH5kRhHlZgqO6SDHZWs9ouxqFaicGkiAs/eMKlGQv6GrQL71QNevQ23cfeMDnsH0 KkZbpj17lP+UHHUqE+R2tOxIqnlQzFpioX/ndC5kfs3Yf+qqDAD9UoD1PfIJGI9ekFxZ 2NVXp9qcwBGghRqqvHvP64HJ+WOzGesPzYaEQsKTufng0VIpcYteaPo3uAT7o5CZpzxe 3tug== X-Forwarded-Encrypted: i=1; AFNElJ8+iY2WazpshaRcEFRIOSknzjE1N/hk9IZSdgg9D93JB4EcjPTCxLXEUgp925CP2MqvCiIsd9iKK5a2ZGI=@vger.kernel.org X-Gm-Message-State: AOJu0YxtYrGln80GmdZzbGh6t0I2Xp81yFSki261d8pRR2LDy7A5VPth K6hFJ++4cVpxcOhu1SI3GDRrkMiX4Yk6DCcVG9L3Cka74Xrz5n24iRPSrDXOGYG4wL/iIINLk6/ 45AmT+PN2aBgWLQiv4UJnp4tIUxB48nOG4nfCpdNaJNskdkuv+mNwh94gbXBmX4jVraQ= X-Gm-Gg: Acq92OFCLjjL8SRTV9pMOGyRQUWhD2Uq21jKXCl4hOa0fN1UapavGigsapWZ/U0K2bY Qqe5DcxoSGPM/ZDxyKbV+IDc4gTTyE5FbrvQvodhbu3O0/BPoXV3O1MXRVg2t3zIu3QhYP4E3y6 n/ix2mkrUGEgxJC+LJaqBpFihHAtU/dubIuVx+i8QTlSJkQ0shQRQQR+tKGQONjCsbAxJw+mWAn kfTETglqdQC4DlDM5sr7kDbsPRDv2AH0Q7MRyWeG4v2ahA/NdiSUdlhoAcTDGnF10W3x7+xrwPi 8BnuFpK6Teq11zT0BXapk5DNpops3isST6/u+H5BRHnl6DzX0YwUNpBa0s/ivpgM/Z+n2HV54kN dO+mTo+k10pwexqBCVUh1G8wUGwm4+AZgMASq4a7Mh3fa5bdeTUqJMt7v X-Received: by 2002:a05:6830:4122:b0:7e4:230:96ca with SMTP id 46e09a7af769-7e70c7fe87bmr14981513a34.21.1781019177287; Tue, 09 Jun 2026 08:32:57 -0700 (PDT) X-Received: by 2002:a05:6830:4122:b0:7e4:230:96ca with SMTP id 46e09a7af769-7e70c7fe87bmr14981455a34.21.1781019176804; Tue, 09 Jun 2026 08:32:56 -0700 (PDT) Received: from [127.0.1.1] ([178.197.222.150]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f368e9fsm60938203f8f.37.2026.06.09.08.32.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jun 2026 08:32:55 -0700 (PDT) From: Krzysztof Kozlowski Date: Tue, 09 Jun 2026 17:32:39 +0200 Subject: [PATCH v2 5/7] clk: qcom: Add defaults for desired arm64 drivers Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260609-clk-qcom-defaults-v2-5-0c67c06dca11@oss.qualcomm.com> References: <20260609-clk-qcom-defaults-v2-0-0c67c06dca11@oss.qualcomm.com> In-Reply-To: <20260609-clk-qcom-defaults-v2-0-0c67c06dca11@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Krzysztof Kozlowski X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=12135; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=q59UObcAMY1V9mVGqT7Dy3nTkUBnxvxsdcJF9VMZOXM=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBqKDIZsX//lnNginh/112o7kzseEdW/GcurQm4o vfrZcHVZveJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaigyGQAKCRDBN2bmhouD 1/jsD/4lg8zhI7ncEqMz7tMOkQ4qJMeqjR2MrLcBt4fPCV3GNqpzfgsaIJcgpQflvPajLK+Qx8n azRRvLyF6CBvfbBHH7qll5XnUzjmu4eelU+ePxV4dJPErJPduO1WywVhvLKjnwZ+sDuqvnPVHIs 1BMmbVuhp6kAJKtuea6HW0dDbsbfmnuYbTTv0IHO2EoNJSqedRimNtnDI69cwupTdKz9BGOmf54 sl+tjBCm/LXLkC1ftGRL+duf9XHxqfD7Aett9TFc8L+gCxNmtFMvVEFf4+25pptObmCNqYEIT/G pDtFWxlNEEZf7vNr084MHucctIxKFTZmKXYRKCSvN2EIOolnlbfFvWdYwJKJ5sXOmpBNY7cxoh+ a6Ma4Ef4/Gev1Lysk8Ro84pG4CikBacS0aB/JqrEg+CakqmNt7FHPjCbzPd6xinC5WXk2fRZLFM XZXv6zcbr7+VSsYTV27j5oV436jaT/ywsOVS6+XGOECv6oCee1jP01fyGja0GuL9KmeVxoHIInn cb4FyEuC0AwNFS09MQUq2IpRtWsyQGhxXsY6rFdtSrDbdwXtnSUlRmmDp9MJtIRHh7KP7HyCeDh wMIG7u1wNM9FoNVdXdc7LBnXrbh83nAnV4ZzRHcSXTBUUocze0AVW9TwBm0meTkzg7S5Ba2ljgz dmccxhapvWWTVdQ== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-ORIG-GUID: mxHNq6AHAell0LePH-GYyyCfVDS3BuVf X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA5MDE0NyBTYWx0ZWRfXxVe5jFomXMgR 1vQ7SI9M8UCiw3jhjv7Altn0P+FjwuWUL9UFsq0493KGaoNHFYj35ibVL8NW/h+toY8H/ar/MS7 1apmyi0BzPBTuOCNLrCKLnTkyivMLZ4yn7LiKp6p9LxoM0CE0HWkMkzJuPGaf/GXxOoOoJpQQ+4 E+f/TNFxRM0uHwzZwPxznPlmFQYrx+vh29OtEafRNjYvQiLT13/V6wPVbdXXRaiPhXYZvX1h+oH skswRd3ovkzQpxY7yn2mWETZKpRrI+RIZW1+0sZ4a8X04L4hfHreHUH3Tf5AzPV9Arx1uQf2OMU PmP7W7gbjMpV1VMu3C87xAI2NRasKjEXFLK2DpgK6yhGP7wp9oGK60iDN8565pYWHCnk8EW6gHq XI/YYhIZIO6MWTqwAUcQREz71kCnVo0Xz9SGCWCtMIpaTZg0XEPqqd81391i/SlHMS+psTgeQOj Hgpbz6tJFNqnulVp1/w== X-Proofpoint-GUID: mxHNq6AHAell0LePH-GYyyCfVDS3BuVf X-Authority-Analysis: v=2.4 cv=LoqiDHdc c=1 sm=1 tr=0 ts=6a28322a cx=c_pps a=+3WqYijBVYhDct2f5Fivkw==:117 a=jO6dYz2E5lbJ9Xj+xBc9tQ==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=oRM-sv2Ew5iZelD02ewA:9 a=_dTl747PDKSlraET:21 a=QEXdDO2ut3YA:10 a=eYe2g0i6gJ5uXG_o6N4q:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-09_03,2026-06-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 spamscore=0 bulkscore=0 phishscore=0 impostorscore=0 adultscore=0 suspectscore=0 malwarescore=0 clxscore=1015 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606090147 Clock controller drivers are essential for booting up SoCs and are not really optional for a given platform. Kernel should not ask users choice of drivers when that choice is obvious and known to the developers that answer should be 'yes' or 'module'. Enable drivers for upstreamed or being upstreamed SoCs, which are not yed enabled in defconfig: Glymur, Hawi, Nord, MSM8976, MSM8998 (GPU CC), SC7180, SC8180X, SC8280XP, SC7280, SDM660, QDU1000, SM4450, SM7150, SM8150, SM8450, SM6125, SM6375. Note that main GCC clock controller drivers are usually already enabled for these. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Konrad Dybcio --- Changes in v2: 1. Add defaults for: MSM_GCC_8976, MSM_GPUCC_8998, SDM_GCC_660, SDM_MMCC_660, SDM_GPUCC_660, HAWI 2. Drop the Konrad RB tag, considering above a significant change. --- drivers/clk/qcom/Kconfig | 36 ++++++++++++++++++++++++++++++++++++ 1 file changed, 36 insertions(+) diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index ed969553649c..9afd4d752f3a 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -73,6 +73,7 @@ config CLK_GLYMUR_GPUCC tristate "GLYMUR Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_GLYMUR_GCC + default m if ARCH_QCOM help Support for the graphics clock controller on GLYMUR devices. Say Y if you want to support graphics controller devices and @@ -91,6 +92,7 @@ config CLK_GLYMUR_VIDEOCC tristate "Glymur Video Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_GLYMUR_GCC + default m if ARCH_QCOM help Support for the video clock controller on Glymur devices. Say Y if you want to support video devices and functionality such as @@ -161,6 +163,7 @@ config CLK_NORD_GCC tristate "Nord Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Nord devices. Say Y if you want to use peripheral devices such as UART, @@ -328,6 +331,7 @@ config CLK_HAWI_GCC tristate "Hawi Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Hawi devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -336,6 +340,7 @@ config CLK_HAWI_GCC config CLK_HAWI_TCSRCC tristate "Hawi TCSR Clock Controller" depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the TCSR clock controller on Hawi devices. Say Y if you want to use peripheral devices such as PCIe, USB, UFS. @@ -661,6 +666,7 @@ config MSM_MMCC_8974 config MSM_GCC_8976 tristate "MSM8956/76 Global Clock Controller" select QCOM_GDSC + default ARCH_QCOM if ARM64 help Support for the global clock controller on msm8956/76 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -716,6 +722,7 @@ config MSM_GPUCC_8998 tristate "MSM8998 Graphics Clock Controller" select MSM_GCC_8998 select QCOM_GDSC + default m if ARCH_QCOM && ARM64 help Support for the graphics clock controller on MSM8998 devices. Say Y if you want to support graphics controller devices and @@ -785,6 +792,7 @@ config QCS_GCC_404 config CLK_NORD_TCSRCC tristate "Nord TCSR Clock Controller" depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the TCSR clock controller on Nord devices. Say Y if you want to use peripheral devices such as PCIe, USB, UFS etc. @@ -845,6 +853,7 @@ config SC_CAMCC_7180 tristate "SC7180 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7180 + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SC7180 devices. @@ -866,6 +875,7 @@ config SC_CAMCC_8180X tristate "SC8180X Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_8180X + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SC8180X devices. @@ -898,6 +908,7 @@ config SC_DISPCC_7180 tristate "SC7180 Display Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7180 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SC7180 devices. @@ -1014,6 +1025,7 @@ config SC_GPUCC_7180 tristate "SC7180 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7180 + default m if ARCH_QCOM help Support for the graphics clock controller on SC7180 devices. Say Y if you want to support graphics controller devices and @@ -1043,6 +1055,7 @@ config SC_LPASSCC_7280 tristate "SC7280 Low Power Audio Subsystem (LPASS) Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7280 + default m if ARCH_QCOM help Support for the LPASS clock controller on SC7280 devices. Say Y if you want to use the LPASS branch clocks of the LPASS clock @@ -1084,6 +1097,7 @@ config SC_VIDEOCC_7180 tristate "SC7180 Video Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7180 + default m if ARCH_QCOM help Support for the video clock controller on SC7180 devices. Say Y if you want to support video devices and functionality such as @@ -1112,6 +1126,7 @@ config SDM_GCC_660 tristate "SDM660 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default m if ARCH_QCOM help Support for the global clock controller on SDM660 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -1122,6 +1137,7 @@ config SDM_MMCC_660 depends on ARM64 || COMPILE_TEST select SDM_GCC_660 select QCOM_GDSC + default m if ARCH_QCOM help Support for the multimedia clock controller on SDM660 devices. Say Y if you want to support multimedia devices such as display, @@ -1132,6 +1148,7 @@ config SDM_GPUCC_660 depends on ARM64 || COMPILE_TEST select SDM_GCC_660 select QCOM_GDSC + default m if ARCH_QCOM help Support for the graphics clock controller on SDM630/636/660 devices. Say Y if you want to support graphics controller devices and @@ -1165,6 +1182,7 @@ config QDU_ECPRICC_1000 tristate "QDU1000/QRU1000 ECPRI Clock Controller" depends on ARM64 || COMPILE_TEST select QDU_GCC_1000 + default m if ARCH_QCOM help Support for the ECPRI clock controller on QDU1000 and QRU1000 devices. Say Y if you want to support the ECPRI @@ -1254,6 +1272,7 @@ config SM_CAMCC_4450 tristate "SM4450 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_4450 + default m if ARCH_QCOM help Support for the camera clock controller on SM4450 devices. Say Y if you want to support camera devices and camera functionality. @@ -1271,6 +1290,7 @@ config SM_CAMCC_7150 tristate "SM7150 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_7150 + default m if ARCH_QCOM help Support for the camera clock controller on SM7150 devices. Say Y if you want to support camera devices and camera functionality. @@ -1288,6 +1308,7 @@ config SM_CAMCC_8150 tristate "SM8150 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8150 + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SM8150 devices. @@ -1307,6 +1328,7 @@ config SM_CAMCC_8450 tristate "SM8450 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8450 + default m if ARCH_QCOM help Support for the camera clock controller on SM8450 or SM8475 devices. Say Y if you want to support camera devices and camera functionality. @@ -1344,6 +1366,7 @@ config SM_DISPCC_4450 tristate "SM4450 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_4450 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM4450 devices. @@ -1365,6 +1388,7 @@ config SM_DISPCC_6125 tristate "SM6125 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_6125 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM6125 devices. @@ -1375,6 +1399,7 @@ config SM_DISPCC_7150 tristate "SM7150 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_7150 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM7150 devices. @@ -1407,6 +1432,7 @@ config SM_DISPCC_6375 tristate "SM6375 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_6375 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM6375 devices. @@ -1482,6 +1508,7 @@ config SM_GCC_6125 tristate "SM6125 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM6125 devices. Say Y if you want to use peripheral devices such as UART, @@ -1501,6 +1528,7 @@ config SM_GCC_6375 tristate "SM6375 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM6375 devices. Say Y if you want to use peripheral devices such as UART, @@ -1510,6 +1538,7 @@ config SM_GCC_7150 tristate "SM7150 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM7150 devices. Say Y if you want to use peripheral devices such as UART, @@ -1600,6 +1629,7 @@ config SM_GPUCC_4450 tristate "SM4450 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_4450 + default m if ARCH_QCOM help Support for the graphics clock controller on SM4450 devices. Say Y if you want to support graphics controller devices and @@ -1619,6 +1649,7 @@ config SM_GPUCC_6125 tristate "SM6125 Graphics Clock Controller" select SM_GCC_6125 depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the graphics clock controller on SM6125 devices. Say Y if you want to support graphics controller devices and @@ -1628,6 +1659,7 @@ config SM_GPUCC_6375 tristate "SM6375 Graphics Clock Controller" select SM_GCC_6375 depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the graphics clock controller on SM6375 devices. Say Y if you want to support graphics controller devices and @@ -1728,6 +1760,7 @@ config SM_LPASSCC_6115 tristate "SM6115 Low Power Audio Subsystem (LPASS) Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_6115 + default m if ARCH_QCOM help Support for the LPASS clock controller on SM6115 devices. Say Y if you want to toggle LPASS-adjacent resets within @@ -1788,6 +1821,7 @@ config SM_VIDEOCC_7150 depends on ARM64 || COMPILE_TEST select SM_GCC_7150 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SM7150 devices. Say Y if you want to support video devices and functionality such as @@ -1810,6 +1844,7 @@ config SM_VIDEOCC_8150 depends on ARM64 || COMPILE_TEST select SM_GCC_8150 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SM8150 devices. Say Y if you want to support video devices and functionality such as @@ -1831,6 +1866,7 @@ config SM_VIDEOCC_8350 depends on ARM64 || COMPILE_TEST depends on SM_GCC_8350 || SC_GCC_8280XP select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SM8350 or SC8280XP devices. Say Y if you want to support video devices and functionality such as --=20 2.53.0 From nobody Tue Jun 16 04:39:20 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A514B48BD57 for ; Tue, 9 Jun 2026 15:33:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781019182; cv=none; b=MtxxLB4cw2Q6yfRdREuIuwWCko0rwArnIPFB3dix+/9CWBblYsdo+eQ/ymasvs2zOPUte85vDE9ngd45MTYpV9hCnBB2A7V3p+Y19nGtcZd8WIBRf2JZO2CoE/OHQ6ugZJVyhRgyX9YOuKTSJCLJEd7VafNwM9CTUKJj4DN2quA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781019182; c=relaxed/simple; bh=Uj6PFrl95EPjQd87MKegbK48MLKZBpNQFspDgHqgLnQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=czQHiHnCNyVkRwsz38OvOh+VIuDr714FQkguncdO0gn18wrumMgFfV1wa5XsJ++HUs0XuADC+cXaOzuqoO5CZRr5cEWeNV57s9ilNKt34ipAYas7hg7/HYbP9y16RKTzp7MVKQczTotAqyaI3zuGVNj9I9kyZrtYPsL4PFEK78g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=AifkM7NZ; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=gSf5Ym1W; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="AifkM7NZ"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="gSf5Ym1W" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 659CmLfS2587951 for ; Tue, 9 Jun 2026 15:32:59 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= o1XQNwY2YBqOGM0jRhuo+EDi7V+lOXGtju1Q/2Fompg=; b=AifkM7NZ9iZ99pWd ao9SnQgrrvukCnyKPeglzkfjpf/yxO9T7LG1qhxTrXhGrBa1ivhsF6q04bX0PuMP dvrgW8FYt3GWBUgSXnMbsxqMLQ/JTOeR1tEN6t/cIA/6UQwUSqloVAOqL/ryYN5t W6qZ/Vs5aUZjTboEDG3uHrInclObm1Vu2Dkb0vQyYvxm2Za0LETFPucTXkR2ePyf 1KJ8P3S92vxe05E1X1c0d6R9U/8c/rHwK89r/yOI3rSMzN/eioVm++QFcZNcUIsT 0CU76o/rtE6NKDJSxVTFbSobUky6qjc5mS6GO527v9n1AuXbZtG/YEfb1RHcz+D/ ujYEpQ== Received: from mail-ot1-f70.google.com (mail-ot1-f70.google.com [209.85.210.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4epee4j7by-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 09 Jun 2026 15:32:59 +0000 (GMT) Received: by mail-ot1-f70.google.com with SMTP id 46e09a7af769-7e6d78299e9so11749650a34.0 for ; Tue, 09 Jun 2026 08:32:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781019179; x=1781623979; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=o1XQNwY2YBqOGM0jRhuo+EDi7V+lOXGtju1Q/2Fompg=; b=gSf5Ym1WFdK64pxZaMv8X60627EzkqQg69F8vXZH9cNEbZqzc+vlP/OCzSLxqIPRbR P3jKJlUTA+22vNClkFt/ryiMGhrnW9NTjy7PlGbyzl8SSG5YX1QZyc4RNyOEMvWOHD/1 uHmP9V+eMleptU2Ta5nVafimg/ju851FLPsQ7UN1fGctu/abeUxbFzxXvtLyl+QFIGdE XHoSj0Kn+SlgPGg8Eb81dwRv6GbDdHaKWgvzrxNBc66ATqN6ZBgqrPBi4+lIliRqwH+/ acN1kPgVCTk8gBC3ZSfj+sgMvvQ3jguPBjHLn7dYr2ySBpQRzahNd82slvLt41oBTPAi fzbg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781019179; x=1781623979; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=o1XQNwY2YBqOGM0jRhuo+EDi7V+lOXGtju1Q/2Fompg=; b=rFLcJyRUtwN7CvjqutiN2ldQkRCOXUgy0Qn5REO8ijc6d1jad53uIoctsjuP/eaEcj Mn8ArHFAEhSN6IXhpmtBD+pwBlmJRmsbT63h6ZFoxYHdP3eBvg+tqcMQHjs3+uPys/52 XsYHmm7MSvH68BPQwiqIA5m/MY7L7VtiHZi9L/wahqEY8ha0pMgphkSyo77nJEahE7D6 LNG57cKE3vMyQlZy9Wy6jYXIZNmW0YDwcrE0vmEA3mtCzUjVHZ6uuoREOlnqDm065to6 BrVXaNwARfBBzK07bT9rQn3nvMhaFi9Iy8WFe+O8foBRmnveyw0mZQhTvFfmd7EtWXqp f2EA== X-Forwarded-Encrypted: i=1; AFNElJ+qllfv2p/MWwYmPXpZfAnbUJrKmrnq01+bSeg6x+9gHe+7I39Sou8TiaCfziqGm5w7yHjI6GRZ3EQsoYs=@vger.kernel.org X-Gm-Message-State: AOJu0YyR2s2UNrsmGmjMSPzmaaHZlnxlglV95wo1ks+516CfS1l+g904 dGNEgGfVslqkZcnQgJN71VA/PKgIHng+1UCT6yn2NbEraqg+4L7mEDFmu20Anz8lm/TtDRRxfFD xnVUCRLp5oGNk37LjlAfMonBun8RAu/U7NQ460ae72qzADbWdQkNMZvNRweub3ny+dgI= X-Gm-Gg: Acq92OEIHO7Ogihm5noEujMU8Ko+p9B6MVEYocmwilpMlZdQjkcpj2Kns+OTFTkoKPs JIvzPyWg1U4964svKvsXHOTnp83GiTT0LaiR6OViCVquFZhDiGmD72ZsAw/uA/MGBmApBo3otNW i25uazDnD2aXK5kowPWwZ2mjacawxJhrLEjM0hWUBf1QIaEHF6GFZlyv2UARAcUfkORwbE3NqR5 k22ZLTditx1jgeIH/YOAT26Le78sdYu+OTVxJMV1hOP1IrVgIsVWLGpEl0OGVS3VsZMqnoGploH lmP4HhCYcvDPM2s/ElosUXxIyZZNnPdagfD5lTI8pn5bDWA/DrW54hR4w34SRiDEclZaWMZQ5xe wBruOug1QOzTauO2uAIyDg1cVGkfMnjAx6EzUvSl/WUz4bqHeLxsbbUTZ X-Received: by 2002:a05:6830:d0e:b0:7e6:ee6d:cb1f with SMTP id 46e09a7af769-7e750a6177cmr2734353a34.0.1781019179081; Tue, 09 Jun 2026 08:32:59 -0700 (PDT) X-Received: by 2002:a05:6830:d0e:b0:7e6:ee6d:cb1f with SMTP id 46e09a7af769-7e750a6177cmr2734319a34.0.1781019178707; Tue, 09 Jun 2026 08:32:58 -0700 (PDT) Received: from [127.0.1.1] ([178.197.222.150]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f368e9fsm60938203f8f.37.2026.06.09.08.32.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jun 2026 08:32:57 -0700 (PDT) From: Krzysztof Kozlowski Date: Tue, 09 Jun 2026 17:32:40 +0200 Subject: [PATCH v2 6/7] ARM/arm64: defconfig: Drop redundant Qualcomm clock entries Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260609-clk-qcom-defaults-v2-6-0c67c06dca11@oss.qualcomm.com> References: <20260609-clk-qcom-defaults-v2-0-0c67c06dca11@oss.qualcomm.com> In-Reply-To: <20260609-clk-qcom-defaults-v2-0-0c67c06dca11@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Krzysztof Kozlowski X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=5559; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=Uj6PFrl95EPjQd87MKegbK48MLKZBpNQFspDgHqgLnQ=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBqKDIaasrpps8plpO8eUL7uj+vrkyr5NJqiG5pd Wg/6jbyMPGJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaigyGgAKCRDBN2bmhouD 18GLD/9V5YMYTXnI7PGpkkBM6NstQ3L1GOhxbzbVXDOfXHuHH3wav1Y1Kdy8wDKpEdLFCRnCknw nELlwEf96Mcxhf2IvZOXciUL8icfIsUmKuguqAzMSapwmRjCaQZAvYlSwkS+s48gAx0p3WqRswj HVEdTat2LMH+SUVO3M89c2lHxG4zN9G1dXMx5Ri728nv27wN4LrOzj1owi5MDdQapyJXKZuvoTs vTBhrM1YHQghuQsNAb4zcyXsnY50iVX/lvg0Q3QlDkUIC4PYfCNE+lm9TwvPTdamPRN2SYbDayW we5DV3Bb+UbR+Is2YjvM/qH3GcPLdvC4mhNCdYpFFNnoqhTmg8O4gn2PIAbC/kSFpkhao4GFeDM PCkET17DWu0Ch+ZwE2PBGmI0cFjnF6qx2BrHpgPZKFFMOAA+tkNK33Fv/bY/JVVrUfqq/OKnvgG 6QEjC7XnhZeB86bc3fjQES6ldyh+G85zVQkQ9957D+BjyztH5YCCCnmra/rnfvYWaBa8rPQMUc0 4yGWmtai2qK1ffy/W+DGEGx/gGec0bjQ0jpwzIg2KD/6po/ftgnkXkjtjSEdcQl56ezMpwFPKgm T1S2uUhGQ6T1icUGlu5tTemKOK2bW4Gn8tMDIleOVzapi+4MaiOwdwWn5lNp1pR7uq6GuSPT1W/ XRPlJyuYR2TwoFQ== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Authority-Analysis: v=2.4 cv=PIs/P/qC c=1 sm=1 tr=0 ts=6a28322b cx=c_pps a=7uPEO8VhqeOX8vTJ3z8K6Q==:117 a=jO6dYz2E5lbJ9Xj+xBc9tQ==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=yyKv-1BC-DQKXCkl3jQA:9 a=QEXdDO2ut3YA:10 a=EXS-LbY8YePsIyqnH6vw:22 X-Proofpoint-GUID: Lz7pUZmvPyHJyWRa_FJ0AM6v8lEuxwId X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA5MDE0NyBTYWx0ZWRfX7bTqae+cSydn eWAO8VjGXqVW6J5y75A2J4EmfDWCcSApM6IWB56ZHG1p37dI9TL77lcbPRD7GyY6WP3F1Ym56zB 9+ktUxWo/ErOyMEyTjJQ0KVC+Y9vO5cencXU6htB1LPz4BsSFka03RI+yD1vJ7B6ucKaARFvUG7 bwUOy1Y0W+ACN7uPcGjVktPbJfJpURswb8251KMrH+hf9tBNzkpAEXGjQ2IczhM07lu0dbqVAIT TD4QqOuE80e2SYu3/B3vnuvlC/kvI4oNr3tDhoXoSlH++s289urEuTgDtFA8quCS260xBD7Eukp 2TQULQ0WU1x93oLGdZ6B8OMOCTya31mBMFXNY/RV6eVsTimplFuPIevJlU0nJsckNWDVgPHKvxx OhZpxo1Xg12np8O0dC2YAXxDDYbHDe3M9/iTLMnYferW8yONp+8jsmBg1/atB26+oF7VmT0zUlE FNb4A+3l8RgFNpR0R8A== X-Proofpoint-ORIG-GUID: Lz7pUZmvPyHJyWRa_FJ0AM6v8lEuxwId X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-09_03,2026-06-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 impostorscore=0 suspectscore=0 adultscore=0 spamscore=0 clxscore=1015 malwarescore=0 priorityscore=1501 bulkscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606090147 Drop all drivers from defconfig which have defaults in Kconfig. Drop also MDM_LCC_9615 which is gone since commit bac4675a4d1b ("clk: qcom: drop lcc-mdm9615 in favour of lcc-msm8960"). Signed-off-by: Krzysztof Kozlowski --- Depends on clock patches - this can wait a cycle. Changes in v2: 1. New patch (split from previous) --- arch/arm/configs/multi_v7_defconfig | 9 --- arch/arm/configs/qcom_defconfig | 14 ----- arch/arm64/configs/defconfig | 112 --------------------------------= ---- 3 files changed, 135 deletions(-) diff --git a/arch/arm/configs/multi_v7_defconfig b/arch/arm/configs/multi_v= 7_defconfig index 2891eeba9032..e075da05c7e0 100644 --- a/arch/arm/configs/multi_v7_defconfig +++ b/arch/arm/configs/multi_v7_defconfig @@ -1095,15 +1095,6 @@ CONFIG_COMMON_CLK_S2MPS11=3Dm CONFIG_CLK_TWL=3Dm CONFIG_CLK_RASPBERRYPI=3Dy CONFIG_COMMON_CLK_QCOM=3Dy -CONFIG_QCOM_A53PLL=3Dy -CONFIG_QCOM_CLK_APCS_MSM8916=3Dy -CONFIG_QCOM_CLK_RPM=3Dy -CONFIG_QCOM_CLK_SMD_RPM=3Dy -CONFIG_APQ_MMCC_8084=3Dy -CONFIG_MSM_GCC_8660=3Dy -CONFIG_MSM_GCC_8916=3Dy -CONFIG_MSM_MMCC_8960=3Dy -CONFIG_MSM_MMCC_8974=3Dy CONFIG_HWSPINLOCK=3Dy CONFIG_HWSPINLOCK_OMAP=3Dy CONFIG_HWSPINLOCK_QCOM=3Dy diff --git a/arch/arm/configs/qcom_defconfig b/arch/arm/configs/qcom_defcon= fig index 03309b89ea4c..5316126fb41e 100644 --- a/arch/arm/configs/qcom_defconfig +++ b/arch/arm/configs/qcom_defconfig @@ -205,20 +205,6 @@ CONFIG_DMADEVICES=3Dy CONFIG_QCOM_BAM_DMA=3Dy CONFIG_STAGING=3Dy CONFIG_COMMON_CLK_QCOM=3Dy -CONFIG_QCOM_A7PLL=3Dy -CONFIG_QCOM_CLK_APCS_SDX55=3Dy -CONFIG_QCOM_CLK_RPM=3Dy -CONFIG_QCOM_CLK_SMD_RPM=3Dy -CONFIG_QCOM_CLK_RPMH=3Dy -CONFIG_APQ_MMCC_8084=3Dy -CONFIG_IPQ_GCC_4019=3Dy -CONFIG_IPQ_LCC_806X=3Dy -CONFIG_MSM_GCC_8660=3Dy -CONFIG_MSM_LCC_8960=3Dy -CONFIG_MDM_LCC_9615=3Dy -CONFIG_MSM_MMCC_8960=3Dy -CONFIG_MSM_MMCC_8974=3Dy -CONFIG_SDX_GCC_55=3Dy CONFIG_HWSPINLOCK=3Dy CONFIG_HWSPINLOCK_QCOM=3Dy CONFIG_MAILBOX=3Dy diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index cb753cc0f5a4..91c8e9435dd6 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1458,126 +1458,14 @@ CONFIG_COMMON_CLK_MT8192_SCP_ADSP=3Dy CONFIG_COMMON_CLK_MT8192_VDECSYS=3Dy CONFIG_COMMON_CLK_MT8192_VENCSYS=3Dy CONFIG_COMMON_CLK_QCOM=3Dy -CONFIG_CLK_ELIZA_DISPCC=3Dm -CONFIG_CLK_ELIZA_GCC=3Dy -CONFIG_CLK_ELIZA_TCSRCC=3Dm -CONFIG_CLK_GLYMUR_DISPCC=3Dm -CONFIG_CLK_GLYMUR_GCC=3Dy -CONFIG_CLK_GLYMUR_TCSRCC=3Dm -CONFIG_CLK_KAANAPALI_CAMCC=3Dm -CONFIG_CLK_KAANAPALI_DISPCC=3Dm -CONFIG_CLK_KAANAPALI_GCC=3Dy -CONFIG_CLK_KAANAPALI_GPUCC=3Dm -CONFIG_CLK_KAANAPALI_TCSRCC=3Dm -CONFIG_CLK_KAANAPALI_VIDEOCC=3Dm -CONFIG_CLK_X1E80100_CAMCC=3Dm -CONFIG_CLK_X1E80100_DISPCC=3Dm -CONFIG_CLK_X1E80100_GCC=3Dy -CONFIG_CLK_X1E80100_GPUCC=3Dm -CONFIG_CLK_X1E80100_TCSRCC=3Dy -CONFIG_CLK_X1P42100_GPUCC=3Dm -CONFIG_CLK_QCM2290_GPUCC=3Dm -CONFIG_QCOM_A53PLL=3Dy -CONFIG_QCOM_CLK_APCS_MSM8916=3Dy -CONFIG_QCOM_CLK_APCC_MSM8996=3Dy -CONFIG_QCOM_CLK_SMD_RPM=3Dy -CONFIG_QCOM_CLK_RPMH=3Dy -CONFIG_IPQ_APSS_6018=3Dy -CONFIG_IPQ_CMN_PLL=3Dm -CONFIG_IPQ_GCC_5018=3Dy -CONFIG_IPQ_GCC_5210=3Dy -CONFIG_IPQ_GCC_5332=3Dy -CONFIG_IPQ_GCC_5424=3Dy -CONFIG_IPQ_GCC_6018=3Dy -CONFIG_IPQ_GCC_8074=3Dy -CONFIG_IPQ_GCC_9574=3Dy -CONFIG_IPQ_NSSCC_5424=3Dm -CONFIG_IPQ_NSSCC_9574=3Dm -CONFIG_MSM_GCC_8916=3Dy -CONFIG_MSM_GCC_8953=3Dy -CONFIG_MSM_MMCC_8994=3Dm -CONFIG_MSM_GCC_8994=3Dy -CONFIG_MSM_GCC_8996=3Dy -CONFIG_MSM_MMCC_8996=3Dm -CONFIG_MSM_GCC_8998=3Dy -CONFIG_MSM_MMCC_8998=3Dm -CONFIG_QCM_GCC_2290=3Dy -CONFIG_QCM_DISPCC_2290=3Dm -CONFIG_QCS_DISPCC_615=3Dm -CONFIG_QCS_CAMCC_615=3Dm -CONFIG_QCS_GCC_404=3Dy -CONFIG_SA_CAMCC_8775P=3Dm -CONFIG_QCS_GCC_8300=3Dy -CONFIG_QCS_GCC_615=3Dy -CONFIG_QCS_GPUCC_615=3Dm -CONFIG_QCS_VIDEOCC_615=3Dm -CONFIG_SC_CAMCC_7280=3Dm -CONFIG_SC_CAMCC_8280XP=3Dm -CONFIG_SA_DISPCC_8775P=3Dm -CONFIG_SC_DISPCC_7280=3Dm -CONFIG_SC_DISPCC_8280XP=3Dm -CONFIG_SA_GCC_8775P=3Dy -CONFIG_SA_GPUCC_8775P=3Dm -CONFIG_SC_GCC_7180=3Dy -CONFIG_SC_GCC_7280=3Dy -CONFIG_SC_GCC_8180X=3Dy -CONFIG_SC_GCC_8280XP=3Dy -CONFIG_SC_GPUCC_7280=3Dm -CONFIG_SC_GPUCC_8280XP=3Dm -CONFIG_SC_LPASSCC_8280XP=3Dm -CONFIG_SC_LPASS_CORECC_7280=3Dm -CONFIG_SC_VIDEOCC_7280=3Dm -CONFIG_SDM_CAMCC_845=3Dm -CONFIG_QDU_GCC_1000=3Dy CONFIG_SDM_GPUCC_845=3Dy CONFIG_SDM_VIDEOCC_845=3Dy CONFIG_SDM_DISPCC_845=3Dy -CONFIG_SDM_LPASSCC_845=3Dm -CONFIG_SDX_GCC_75=3Dy -CONFIG_SM_CAMCC_6350=3Dm -CONFIG_SM_CAMCC_MILOS=3Dm -CONFIG_SM_CAMCC_8250=3Dm -CONFIG_SM_CAMCC_8550=3Dm -CONFIG_SM_CAMCC_8650=3Dm -CONFIG_SM_CAMCC_8750=3Dm -CONFIG_SM_DISPCC_6115=3Dm CONFIG_SM_DISPCC_8250=3Dy -CONFIG_SM_DISPCC_6350=3Dm -CONFIG_SM_DISPCC_MILOS=3Dm -CONFIG_SM_DISPCC_8450=3Dm -CONFIG_SM_DISPCC_8550=3Dm -CONFIG_SM_DISPCC_8750=3Dm -CONFIG_SM_GCC_4450=3Dy -CONFIG_SM_GCC_6115=3Dy -CONFIG_SM_GCC_6350=3Dy -CONFIG_SM_GCC_MILOS=3Dy -CONFIG_SM_GCC_8350=3Dy -CONFIG_SM_GCC_8450=3Dy -CONFIG_SM_GCC_8550=3Dy -CONFIG_SM_GCC_8650=3Dy -CONFIG_SM_GCC_8750=3Dy -CONFIG_SM_GPUCC_6115=3Dm -CONFIG_SM_GPUCC_6350=3Dm -CONFIG_SM_GPUCC_MILOS=3Dm CONFIG_SM_GPUCC_8150=3Dy CONFIG_SM_GPUCC_8250=3Dy -CONFIG_SM_GPUCC_8350=3Dm -CONFIG_SM_GPUCC_8450=3Dm -CONFIG_SM_GPUCC_8550=3Dm -CONFIG_SM_GPUCC_8650=3Dm -CONFIG_SM_GPUCC_8750=3Dm -CONFIG_SM_TCSRCC_8550=3Dy -CONFIG_SM_TCSRCC_8650=3Dy -CONFIG_SM_TCSRCC_8750=3Dm -CONFIG_SA_VIDEOCC_8775P=3Dm -CONFIG_SM_VIDEOCC_6350=3Dm -CONFIG_SM_VIDEOCC_MILOS=3Dm CONFIG_SM_VIDEOCC_8250=3Dy -CONFIG_SM_VIDEOCC_8550=3Dm -CONFIG_SM_VIDEOCC_8750=3Dm CONFIG_QCOM_HFPLL=3Dy -CONFIG_CLK_GFM_LPASS_SM8250=3Dm -CONFIG_SM_VIDEOCC_8450=3Dm CONFIG_CLK_RCAR_USB2_CLOCK_SEL=3Dy CONFIG_CLK_RENESAS_VBATTB=3Dm CONFIG_EXYNOS_ACPM_CLK=3Dm --=20 2.53.0 From nobody Tue Jun 16 04:39:20 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A61C5494A07 for ; Tue, 9 Jun 2026 15:33:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781019184; cv=none; b=JdcN+oQ7mPzdHvwrFrVCZlJn/CFqCecrr5pnBx3jAbhsH/dzaY/NXSeR1KbUlGBenvF2r+w0njhJJzp/mscZJgvbC5zKVKn5os1ZbhFwfuChzFLzKn5br9PSl+B5ygpo73KTOckmXA6nyhenmerj1j2H6Q1GbXPtq1i+plrCbFM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781019184; c=relaxed/simple; bh=TsASqrfqbK0Ps3uvYuUtqGTp6RdNEPy2IAP416/PQBM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=rMeoYHINWjpdJovcLJFxfpK8rySBY8w0M1gnn9idkoAEJpsS2AmyRsi6iBhdJ6Wt+1+gcKEIVGmbSgw6EtGFwmE11cOWTSoQrWMBdOxqx1VVhmHSu9jJa9neAtK8wWUt86Y0HiPtPnp9nX9HcZ6yhDtyImgVJkpu/6+wpMxkbZs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=USq5plSF; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Dli0CuOr; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="USq5plSF"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Dli0CuOr" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 659ClViu2706177 for ; Tue, 9 Jun 2026 15:33:01 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= jIxkjYPi5r64g4tKh8xey/X68WIJJQZ/eTl8Upurhj4=; b=USq5plSFL/AkikjM A+Dg3xKEjy77GqiTwyuM3icTtyNpiJfjysy3J+ZAGTv9P0bVZI9EjaSrYjf79TbN 7e7PiNcqBL+aRzQ6q0f6iqxTkfdf4jUofs4yMv3vcTHLD9gm1202+yZKGZuwFpoM Kp0mAIgG03eZjJwtSFW6ZhTw5stXNn4kTZmnCduvxxYYBj7cLWcJkfdG3goHuasf MD/zxwjKdPP5jBanIk0n9T++H+XDVi3GLV0tA/9Qb+j0HuznRPf7EWmDQA+suK7w jELQZfGHv86epryj14rXwCx8PDDSoc5t48RtcEIe3+A+nUJbdk9ieu1aCrA8XDL8 ytBQ+A== Received: from mail-ot1-f69.google.com (mail-ot1-f69.google.com [209.85.210.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4epfdt206p-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 09 Jun 2026 15:33:01 +0000 (GMT) Received: by mail-ot1-f69.google.com with SMTP id 46e09a7af769-7e6f01486a0so10987421a34.2 for ; Tue, 09 Jun 2026 08:33:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781019181; x=1781623981; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=jIxkjYPi5r64g4tKh8xey/X68WIJJQZ/eTl8Upurhj4=; b=Dli0CuOr7bR4lOZxwmL8LSdjTb9aOyaGs5+YyjBRpVfF2+U3Zkd+VjTBfL8kTNKyy5 PJebv6Jxv1yToxPlgtKUIiwbgJ3WzETJGPUWCpsOmNUouDFxoMqc2jn6SmIhatAGOdk3 8Ycy0OVvgqoCdjlykZzVXUYzOsBgs5rQYniD/AmYWAZRcp4G2u7vz6d/vPqc80c8Dru2 h6rMQSM7D7m0L+peLqvqoO5Z15zWoEqT/jQ4uW9csQwsDAQtGYCz+Cihmvhr6dCo8eaV sF4ak6OvPVr+qAfki2SHnuGyBKZmUeuMqgxboRNRFup5Nx6ZpnwpvxXdgQ0cwu8YRBP/ f1Zg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781019181; x=1781623981; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=jIxkjYPi5r64g4tKh8xey/X68WIJJQZ/eTl8Upurhj4=; b=SUSJDKWsUkZMv+7MVJP/a01epz/bH4feijl7U+U+U9j9W2wTe5UUswHSyMKVWnPiRT bjdIUGcJa54moDJV+AGrchZjgw74pB0E0yAoe+bVES6lhSXSEaWB0vN8jGzNeYpTNeJQ XLt9tJERHWSBWmUL3/tgYYW0XVjxglBojot32VBEOSHWduvlTzJz7uxM0ZZmy0rNHlwx Wny25CX5SYB/nxdOLmdTfkhL/+faNYmK8sq86Hv+9K11fySAclBHQ739HnjtOg7jI2tU rW9w2wkGVQCsTujN9YOBb/LdQbckwk0B4F5q0/2aFDNaGELZoHsCgXreMwn4LU3htBTw 5iQA== X-Forwarded-Encrypted: i=1; AFNElJ9c4jIk19G1AljAD2fWVJZldtqEXrIhPUS7mB2mHQ0pKBHb8/nx2MR2x25mkGLB82C6LmkD2kvGdqJ07ug=@vger.kernel.org X-Gm-Message-State: AOJu0YztRdJWfvznUUb1Rw8c8U43Z+aSDIUnHvA4ut1sVTpvIGyt7lP2 5pZH7U2VkgoZiHKiGJ10pE1epL1VpqkIXD9znFpALSqhrpljGt8fpDHjo64WV0nqIh6JTPX+ybC vKNuNAquDkLxYxw6RBEfqn70guwSxp8qjK6m2YszI/ZmEddhRi/SVFoK8PHjwEpsUoaQ= X-Gm-Gg: Acq92OG45rn5xa7dn1pQ8XcTe7unX9tyCSvMEric91BVD4iyC4z/+xvH9+Y1VZWKFUb x9VRyDJw7cizRH1GEiIrtam6C7TiziayhCUpt5QaEskuZCv89G/rIPSYR+5yhrhFOwYWfA0V8E3 ILbQCyYgCUyshkJQAkD+bxcMqAynKjC27yNzKEQAcTcrNLxi4K3R6qYgu8RlIUf1dg0ykDxirIv FSZGU1J9Y1pKZ5FVXQpARumuUIJAgFw8cpRJUp+oosW+lsNk5GlBC3XV3Za8c/ZnbmeOJzlzFgj rR8Z17B3XVkN2YHoGGXddWT5tod1KqhJa5iJ/yrHCNCE8wKqQic6+6BPFe3e1FcHo+XIaCbk7db J7u8iUFKS+V6S0xqF2XznMqThHBboEp4EHFseoYNIJaDevsz/pp2DrZcR X-Received: by 2002:a05:6830:314e:b0:7dd:9b19:a875 with SMTP id 46e09a7af769-7e7516c9182mr2225999a34.2.1781019180961; Tue, 09 Jun 2026 08:33:00 -0700 (PDT) X-Received: by 2002:a05:6830:314e:b0:7dd:9b19:a875 with SMTP id 46e09a7af769-7e7516c9182mr2225966a34.2.1781019180525; Tue, 09 Jun 2026 08:33:00 -0700 (PDT) Received: from [127.0.1.1] ([178.197.222.150]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f368e9fsm60938203f8f.37.2026.06.09.08.32.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jun 2026 08:32:59 -0700 (PDT) From: Krzysztof Kozlowski Date: Tue, 09 Jun 2026 17:32:41 +0200 Subject: [PATCH v2 7/7] arm64: defconfig: Switch Qualcomm SDM845, SM8150 and SM8250 drivers to modules Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260609-clk-qcom-defaults-v2-7-0c67c06dca11@oss.qualcomm.com> References: <20260609-clk-qcom-defaults-v2-0-0c67c06dca11@oss.qualcomm.com> In-Reply-To: <20260609-clk-qcom-defaults-v2-0-0c67c06dca11@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Krzysztof Kozlowski X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1148; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=TsASqrfqbK0Ps3uvYuUtqGTp6RdNEPy2IAP416/PQBM=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBqKDIbxw51CymIPshnJtl+jqcnyY1YLMgo1IVsQ z73JtMk7rOJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaigyGwAKCRDBN2bmhouD 1x+RD/0bpM00k+so0N5oxtFjPrS7HNV5jtV44ex3SVyHoTMfdmLQ7+G1llSaeQc+pFydUAK1neI bbYUm0I2S4spbDPtWCMRQ0/+ZrsQ9vcSfpOweNwHaJLbnaXzcbQAqMD/0vZiSyMmFp1xImlUOFv QyenkWbloWNj3dV88vtGG09dF0+buRnrzs32ISiPnyHTaXGA0DqdvqfOjd4cOU9MTyXpK7wWSU8 B9zDJZ4dDRLWxYyjIJB8nQAM22kkUpxprsEGf39YmbBzPVgrYWCXyEsr3FHw5T//MygKPof538t FeUD16G0KHGl9aiFLYXfd1YiI6+kq0Xyd2J5QuPbxzbhexI2Slor2t84rEqBkI2jRWZ04yFkMdr 9/mrgCqWRxfdiWc9OFbc4xNPCGo8MBio14DkM7a+4TC/1U+c/29qt6ZNabB0FE4M2E8QMCvf71f G07oXUTq+npp8NThEpSfji0H1BOOFmqbUNudWu7SZc2Gu+sppYEmLUo0YNz8V0od2a1vx4aepDe ir6n0XspwYqNoc97rJdT3VPjuKMGWrpEUMklDte4BsQ11uA8zXxo3HlDLe7RL7TP/+osA5329RR vUifkOTrzccaTxO/E4wh+TkZmQT4WfugicEh/DXwDg0fuvXN2EHEJSnywHrm+w+QoGhgWIcn/2y 1fTnGcK8aTeRD+Q== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-ORIG-GUID: L2miwR2R_rE7bi1J6RoLBS_NR_PQWekU X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA5MDE0NyBTYWx0ZWRfX7YYb9dKhDJ+1 9ktJnoFRYo1OKi+h1w6Bsj7Ss4ObW+05ZOc7z7yfx5tMOL0sx9om6xtmNizJM8tZpwUCgK1lXin ic01atFZO6eP4aaH0DQCb244bFAAT44EtXeRYGspcegBoXajVwmSbesEw0U6+8I3vNwISD6oHgr vFpOc04JsvgCbC36DRsX5bIb180rppbE7qdlfDxYuc160I6A1T9VY+9sBAO9036Pkw23Cz54jCo nH3MpAxhgGFVgESF4nyhjbQePfdCELQ9vg+2H+vvdZuhWY57/MO8vQ9HSwYw1m7+p+3W80z5/hi znZ0GSOyw92qZREpYAGzDafz/NqiWlXiaGfTAsSq11VGAS/9dRV1XjTSCEW4PX1LyKXH/06tc5b amCe/QRyHBhAKZ9+xuNox0o+OAOEi3mrzDLxtxP1nEYcLvDmSOBd+N1GaeMd8CzTplZekUF6Q+6 Mfkc5dr4bDNXRtT5YIw== X-Proofpoint-GUID: L2miwR2R_rE7bi1J6RoLBS_NR_PQWekU X-Authority-Analysis: v=2.4 cv=doTrzVg4 c=1 sm=1 tr=0 ts=6a28322d cx=c_pps a=z9lCQkyTxNhZyzAvolXo/A==:117 a=jO6dYz2E5lbJ9Xj+xBc9tQ==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=Qd1XWP2DvpO_7if9oiIA:9 a=QEXdDO2ut3YA:10 a=EyFUmsFV_t8cxB2kMr4A:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-09_03,2026-06-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 spamscore=0 bulkscore=0 lowpriorityscore=0 priorityscore=1501 impostorscore=0 phishscore=0 clxscore=1015 malwarescore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606090147 Display, GPU and video clock controllers on Qualcomm SDM845, SM8150 and SM8250 SoCs should not be built-in because they are not necessary for platform bring-up to shell or even mounting rootfs. Drop their explicit selection in defconfig, relying on defaults which makes them modules. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Konrad Dybcio --- Depends on previous patches. Changes in v2: 1. Rebase --- arch/arm64/configs/defconfig | 7 ------- 1 file changed, 7 deletions(-) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 91c8e9435dd6..766915f8a050 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1458,13 +1458,6 @@ CONFIG_COMMON_CLK_MT8192_SCP_ADSP=3Dy CONFIG_COMMON_CLK_MT8192_VDECSYS=3Dy CONFIG_COMMON_CLK_MT8192_VENCSYS=3Dy CONFIG_COMMON_CLK_QCOM=3Dy -CONFIG_SDM_GPUCC_845=3Dy -CONFIG_SDM_VIDEOCC_845=3Dy -CONFIG_SDM_DISPCC_845=3Dy -CONFIG_SM_DISPCC_8250=3Dy -CONFIG_SM_GPUCC_8150=3Dy -CONFIG_SM_GPUCC_8250=3Dy -CONFIG_SM_VIDEOCC_8250=3Dy CONFIG_QCOM_HFPLL=3Dy CONFIG_CLK_RCAR_USB2_CLOCK_SEL=3Dy CONFIG_CLK_RENESAS_VBATTB=3Dm --=20 2.53.0