From nobody Wed Jun 10 08:12:04 2026 Received: from mail-ej1-f46.google.com (mail-ej1-f46.google.com [209.85.218.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 15BC03B774F for ; Mon, 8 Jun 2026 14:33:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780929216; cv=none; b=RL+W2kDKDaVcAR/4GN9yjNZMUWhquKIoI2zCxr4WdTkAMPwe9jeCwoRXdUvbc/Et9Ojzx8CGGoMYo4mFEmfr8Iul9AJGyX8idbs9NBppPdgT+ZYHTTxkX2hByAzTQeo7g0Wt6yKkBI7iMEVksKTfVrm0B4m/4MXwCsOmrksqqfI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780929216; c=relaxed/simple; bh=Qd0jDxwQNZbi1ul0ROIVUYj3DsQujXROy5T33O1q+w0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=fcoR/sgy7N2cvsSOn4T8Rvik3aoRycu9Jt5RwBp/PMO0bCUKhaRFs5wOHK01mocSQOxd3vZpMbrGi0F0p6NsKoM8nCX7zjJsNIGjD+jRedUX+XK0VJ/L0GvBZlqKEDahavmPrwdYbc/vbZYgjosR7SF3HV6zhYwJhW0LZGhDzwM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=jZ+Bjsj9; arc=none smtp.client-ip=209.85.218.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="jZ+Bjsj9" Received: by mail-ej1-f46.google.com with SMTP id a640c23a62f3a-bec43ee8ff0so630639266b.1 for ; Mon, 08 Jun 2026 07:33:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780929213; x=1781534013; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=oiUCmAGCnrYS6f22hVVaVmaPrbP2Cs5yaWaXidbeTmc=; b=jZ+Bjsj909YxLR6cvqfX1ZVr4iehj0qjus4RhUiYwuxooxwE2e8M4uLxjCZqu2CTVh foJEzKjyPN04qO4UbY6S7EXs4uV/RurIwqR84GNlAmsOhjFNHyqqpcbZfD9g7RIRyh+P 5lF7FUnQ/8Hlf6+mXPBExb+TmsXCO2+anCwGlnae8o0I3T/bIxwelfhj4+4zTOvV+7ZT rFbXsdehJiso5LgARdO4Z1w/q/jyCaMVkgc8HGhB+IDjTpjpjQMXT1mtsnlaf3egSsP3 L50ln/ZmxWghe11HwXKe+zeyEjEhCTgyRDM3Bpin2OYA6DQdb/fj/MftO6/YNrJ+Fscf HTQg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780929213; x=1781534013; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=oiUCmAGCnrYS6f22hVVaVmaPrbP2Cs5yaWaXidbeTmc=; b=EN0bEKvWvAhVfOxChle5URP30CZ4XhqTlVp5Q0wyhPR4IygUwFCWTOiN938taUH6TK YZhRMLZQkExrlFc2o+C0vvp91aa67UCLcrsa53ko3wfqxSEFFELb6oItGG2phLydlrjJ lq8hbNtwTjUvKo4lLqyrj2Nkh/2ANjeAVRm7TCXiX9S7X9uqDXjkWl4ZJvY02AsksNVa WGwW7uurWMhA6t1Xojk6O5NX/3AtJ6Z+TY9nOhWaM4vPAbYx56Un3jF8/PTW5X6f2U7l a2TLVjGT+HngHAKw1gHMxsHGrA6xlxZWwULeg+cbceMwv1WjnWsQL/F5uCSDR2cAAAPN P/wg== X-Forwarded-Encrypted: i=1; AFNElJ+I0iFqgsOMJGoagA2dEOHJ+UvYGQZ2670IpCQgVvHacKH1+4A1/y40LMCGc/YJ9iq4pKyyA+S9f5rkTHQ=@vger.kernel.org X-Gm-Message-State: AOJu0Yz4zvc/BRBaGidtgjbR9utj5mYU6eVzWlUahal5quVnoI1EaB8G EZ0cNwG6anUpc9sxlSafARyhqsPbLtEDoS2bO/xBde38xlh2zsiSQ9Xg X-Gm-Gg: Acq92OHTLSB8+eCIBRzzfbL7yrm5+NV83uI0Np55auoxPnTv/VzO3aVPqqLOvjRk4aX vz+zPLJEDVYhJVEljOLcR1OvyUkvx6NFvVX0ThKFQlRNFukYB253QlW/Mtzy75hVj2ChObgE/5V guhij959dFuo0qZpBPnlDJHEHkgTxoVy8g0JYQikF7NWzsyr2RxyRJu67It9uvcfraev54VpkSl llfedhyco9+Wqw+JOc+Zgw2yk9rdL/7sOiI+1qNvvGT2ZvaryEB1IBd08L4cp7N4FUFCOFna/+2 wupQOt4unGORMMRJ3hWLc9qZN2yCj8D/SWQcmpUshLl4Xb/BvVFMo8eyDkR3j24ZsuQsPcmoECO KujQgIrLomQAUwvNJ+TBV9CLC298zhGDUdB60FyJULMPVGrZZHsvSoXQI1iu/fhEvLjce63oduF I/G7t8pkYlI92H2JzuzwT80fA5hDYDIEmcEcFUflg4LsqHVWWZHqRwB5hJStzB8afitLI= X-Received: by 2002:a17:907:7212:b0:bec:1632:ece8 with SMTP id a640c23a62f3a-bf3a840d953mr705250866b.15.1780929213175; Mon, 08 Jun 2026 07:33:33 -0700 (PDT) Received: from workstation (161-53-210-87.ftth.glasoperator.nl. [87.210.53.161]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf051d82a31sm897743666b.19.2026.06.08.07.33.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:33:32 -0700 (PDT) From: Stanislav Zaikin To: devicetree@vger.kernel.org Cc: linux-arm-msm@vger.kernel.org, andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-kernel@vger.kernel.org, dmitry.baryshkov@oss.qualcomm.com, Stanislav Zaikin Subject: [PATCH v9 1/2] dt-bindings: arm: qcom: Add SM7325 Xiaomi 12 Lite 5G (taoyao) Date: Mon, 8 Jun 2026 16:33:28 +0200 Message-ID: <20260608143329.252033-2-zstaseg@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260608143329.252033-1-zstaseg@gmail.com> References: <20260608143329.252033-1-zstaseg@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Xiaomi 12 Lite 5G (xiaomi,taoyao) is a smartphone based on the SM7325 SoC. Signed-off-by: Stanislav Zaikin Acked-by: Rob Herring (Arm) --- Documentation/devicetree/bindings/arm/qcom.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentatio= n/devicetree/bindings/arm/qcom.yaml index b4943123d2e4..575ca67c940a 100644 --- a/Documentation/devicetree/bindings/arm/qcom.yaml +++ b/Documentation/devicetree/bindings/arm/qcom.yaml @@ -1041,6 +1041,7 @@ properties: - items: - enum: - nothing,spacewar + - xiaomi,taoyao - const: qcom,sm7325 =20 - items: --=20 2.53.0 From nobody Wed Jun 10 08:12:04 2026 Received: from mail-ej1-f42.google.com (mail-ej1-f42.google.com [209.85.218.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DC86F3CDBAA for ; Mon, 8 Jun 2026 14:33:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780929218; cv=none; b=BoTlhZkMHryJI2PfIOcxMxeHkbn6157IFRKKD/yxmv1gV8ngMgVsmMZmbKKdpkeVzpZE4P9PpBIv+Ux/WRU16Hu6i0LQQNMwGhl/S3wt+AO4+A3eKJN3u7qDcvy4Z881Se8pIFMJyzv3zj7oJnf3VosoFAuwDVmU646YY7i/VqQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780929218; c=relaxed/simple; bh=SUIV7IMehtF8sEsDKptmwssobzEvohQ78sz//j97C5Y=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ri+o/8vicmwUvKGPxZ1YyDszsskTlkgamCUuMOfz2bgncGiBtu9aPPyr5FwGuB9rmWEHzYaM6009qWZW+QFmeMO8khFZR5A0bohUQUNfuo+LJ/k3ZRdgap/vx3lWmKKdtpOTKL0DO/y55QUVLWIcL7WIN4yMInLlnJ0Ik+u+Q2M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=h0QX1e/h; arc=none smtp.client-ip=209.85.218.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="h0QX1e/h" Received: by mail-ej1-f42.google.com with SMTP id a640c23a62f3a-bebac79fff8so446819966b.0 for ; Mon, 08 Jun 2026 07:33:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780929214; x=1781534014; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=jRMLnR6aHwPrLC9dzlYBo/45vet4G4gOcigEaIMXy9g=; b=h0QX1e/h4+x2FInAxmXYIMdrVwex87+Idt0KVahPQBBPK3et2sgpQgjCZmyJwa0xaG KdUUsmq3oxeYkPyOWuDcCE2CsHUHgG45sLuRZg5eOK/Kuv1E6oK/DjPqbu8WMGxqf8hd ju5UBm6HyewFcHwWzlCEpQ/REef3g0Ek5KgoGwnm8k+pE2qADl0DQYVtq/C145wfrziz XPczb5eQhgNQQEDyiafjDybF4DXRdD6SzBWlXJ3H3bOZ847Pt6+mTIJX3vhxGJW5xPIK 3kwLd28vy5F3JBU2d5MV9XnqBZO9OzNR+RT8WNKH4syRDIpiaj4R3U9aCXGI7bLSiJI1 cVHQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780929214; x=1781534014; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=jRMLnR6aHwPrLC9dzlYBo/45vet4G4gOcigEaIMXy9g=; b=RasRcFnfiqOACvhSEOGYBlWh0vTgU0oecPnELetkqEaUOrQ9/Mb2eKVPgaI2ypmc/a eJRBxNDF1KLAo2ahEgxR5rEBx+EYuOh2SoEmvBXA8f6YiohMIj3kPs/MBXTvX3hEnw5b ZgkCGJ6Go/sN8VJbUoITEGO/4LV9KCGDjAEJGST8u2HNgt6m4vMWbL8FS4WCrK8biWgM eYWA/vll8zSNX9ehkbxry7ZWR2DN/ihFm1EtxscDY1nGxRG7ycbfDNqBaqULi3x0kQq6 5MSVAK6azRKkvnK9O2yAuPO5Tvn5ENrkP8U3T9Qxe5ZTjgyw6Pz4Ti13iiwddqX7ccM9 BYVQ== X-Forwarded-Encrypted: i=1; AFNElJ++93NDsKma17FH/kPvJHvH1qQXIByUiQYIPzngSkOTmof/QqKrNCzdAfxL/d4nitFI6r8Ia/BIM99ao0Y=@vger.kernel.org X-Gm-Message-State: AOJu0YwHdbgCZyBLCC2yD0UxgwBXOAcfCKI66HGaV1IEJqdmDAAOeNvj hQQZTHr4tZyRdaFJ9Bjx3W2MJ6H8el5YPh11vpQ7xAuoL1IjnoT6ZEwq X-Gm-Gg: Acq92OE9qk2CIISOLZgt8gWj2b7j8WSLX94hYBCtQwEFokP9YrAf6/gjpXiJk2qLZNS 7+Lc49xA6ht/x+pI1AkVNIeIAIfQXwAadzcIc4bG5vfzZgOFSviu4+hQuK3/NAb37TuCg6mAIhB EytIe2BF8r/cbpkATbkz5ShKQn2PI+loJ1IV7wQ4KDh0j2JLK5zrH3QQ9MNTb6G4HsEaJgI9S3+ mDmY9+2gruryNDrEdEsn+3fjtU5vOINlW8gyQwrULBK2o4o+ORRlEXdAmYcCjkN3Za0O3M4xba0 ZU8myS4O9t49lVIoEMsxqgL49YA6mmFLgNRH5cpnMgUAFq6ajiYOCxxyG2q/koizKY8Z8ikIIP5 UClkLo/2t3U+axlZSs8SuhAeWq7NJAaBP5OJbluYW0SPp8Ydiiz6lGaYK22oSAwQffbi7s7vsHl y7iKczDq2/h1KKFcFsGsquJqeMl2S9eRWmCHHyLmzlPV2OBs8T58OMSKJzCYuiW1zMOio= X-Received: by 2002:a17:906:794c:b0:bee:dce5:739d with SMTP id a640c23a62f3a-bf3749d4005mr742132666b.49.1780929213971; Mon, 08 Jun 2026 07:33:33 -0700 (PDT) Received: from workstation (161-53-210-87.ftth.glasoperator.nl. [87.210.53.161]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf051d82a31sm897743666b.19.2026.06.08.07.33.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:33:33 -0700 (PDT) From: Stanislav Zaikin To: devicetree@vger.kernel.org Cc: linux-arm-msm@vger.kernel.org, andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-kernel@vger.kernel.org, dmitry.baryshkov@oss.qualcomm.com, Stanislav Zaikin Subject: [PATCH v9 2/2] arm64: dts: qcom: Add Xiaomi 12 Lite 5G (taoyao) DTS Date: Mon, 8 Jun 2026 16:33:29 +0200 Message-ID: <20260608143329.252033-3-zstaseg@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260608143329.252033-1-zstaseg@gmail.com> References: <20260608143329.252033-1-zstaseg@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Xiaomi 12 Lite 5G is a handset released in 2022 This commit has the following features working: - Display (with simple fb) - Touchscreen - UFS - Power and volume buttons - Pinctrl - RPM Regulators - Remoteprocs - wifi, bluetooth - USB (Device Mode) Signed-off-by: Stanislav Zaikin --- arch/arm64/boot/dts/qcom/Makefile | 1 + .../boot/dts/qcom/sm7325-xiaomi-taoyao.dts | 913 ++++++++++++++++++ 2 files changed, 914 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/sm7325-xiaomi-taoyao.dts diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 4ba8e7306419..f75efc3b53ec 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -341,6 +341,7 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D sm7125-xiaomi-curtana.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm7125-xiaomi-joyeuse.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm7225-fairphone-fp4.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm7325-nothing-spacewar.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D sm7325-xiaomi-taoyao.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm8150-hdk.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm8150-microsoft-surface-duo.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm8150-mtp.dtb diff --git a/arch/arm64/boot/dts/qcom/sm7325-xiaomi-taoyao.dts b/arch/arm64= /boot/dts/qcom/sm7325-xiaomi-taoyao.dts new file mode 100644 index 000000000000..6f8bc65bb99b --- /dev/null +++ b/arch/arm64/boot/dts/qcom/sm7325-xiaomi-taoyao.dts @@ -0,0 +1,913 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) 2025, Stanislav Zaikin + */ + +/dts-v1/; + +/* PM7250B is configured to use SID8/9 */ +#define PM7250B_SID 8 +#define PM7250B_SID1 9 + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "sm7325.dtsi" +#include "pm7325.dtsi" +#include "pm7250b.dtsi" /* PM7250B */ +#include "pm8350c.dtsi" /* PM7350C */ +#include "pmk8350.dtsi" /* PMK7325 */ + +/* The following reserved memory regions have different addresses or sizes= */ +/delete-node/ &adsp_mem; +/delete-node/ &adsp_rpc_remote_heap_mem; +/delete-node/ &cdsp_mem; +/delete-node/ &rmtfs_mem; + +/ { + model =3D "Xiaomi 12 Lite 5G"; + compatible =3D "xiaomi,taoyao", "qcom,sm7325"; + chassis-type =3D "handset"; + + aliases { + serial0 =3D &uart5; + serial1 =3D &uart7; + }; + + chosen { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + framebuffer0: framebuffer { + compatible =3D "simple-framebuffer"; + memory-region =3D <&framebuffer_reserved>; + width =3D <1080>; + height =3D <2400>; + stride =3D <(1080 * 4)>; + format =3D "a8r8g8b8"; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>; + }; + }; + + gpio-keys { + compatible =3D "gpio-keys"; + + pinctrl-0 =3D <&key_vol_up>; + pinctrl-names =3D "default"; + + key-volume-up { + label =3D "Volume Up"; + gpios =3D <&pm7325_gpios 6 GPIO_ACTIVE_LOW>; + linux,code =3D ; + }; + }; + + pmic-glink { + compatible =3D "qcom,sm7325-pmic-glink", + "qcom,qcm6490-pmic-glink", + "qcom,pmic-glink"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + orientation-gpios =3D <&tlmm 140 GPIO_ACTIVE_HIGH>; + + connector@0 { + compatible =3D "usb-c-connector"; + reg =3D <0>; + power-role =3D "dual"; + data-role =3D "dual"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + pmic_glink_hs_in: endpoint { + remote-endpoint =3D <&usb_1_dwc3_hs>; + }; + }; + + port@2 { + reg =3D <2>; + + pmic_glink_sbu: endpoint { + remote-endpoint =3D <&fsa4480_sbu_mux>; + }; + }; + }; + }; + }; + + vreg_oled_dvdd: regulator-oled-dvdd { + compatible =3D "regulator-fixed"; + regulator-name =3D "oled_dvdd"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + gpio =3D <&tlmm 46 GPIO_ACTIVE_HIGH>; + enable-active-high; + vin-supply =3D <&vreg_s1b_1p856>; + regulator-boot-on; + }; + + /* S2B is really ebi.lvl but it's there for supply map completeness sake.= */ + vreg_s2b_0p7: regulator-smpb2 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vreg_s2b_0p7"; + + regulator-min-microvolt =3D <700000>; + regulator-max-microvolt =3D <700000>; + regulator-always-on; + vin-supply =3D <&vph_pwr>; + }; + + vph_pwr: regulator-vph-pwr { + compatible =3D "regulator-fixed"; + regulator-name =3D "vph_pwr"; + regulator-min-microvolt =3D <3700000>; + regulator-max-microvolt =3D <3700000>; + }; + + reserved-memory { + cdsp_secure_heap_mem: cdsp-secure-heap@81800000 { + reg =3D <0x0 0x81800000 0x0 0x1e00000>; + no-map; + }; + + cvp_mem: cvp@86200000 { + reg =3D <0x0 0x86200000 0x0 0x500000>; + no-map; + }; + + adsp_mem: adsp@86700000 { + reg =3D <0x0 0x86700000 0x0 0x4000000>; + no-map; + }; + + camera_mem: camera@8ad00000 { + reg =3D <0x0 0x8ad00000 0x0 0x500000>; + no-map; + }; + + ipa_gsi_mem: ipa-gsi@8b710000 { + reg =3D <0x0 0x8b710000 0x0 0xa000>; + no-map; + }; + + cdsp_mem: cdsp@9c700000 { + reg =3D <0x0 0x9c700000 0x0 0x1e00000>; + no-map; + }; + + ramoops@a9000000 { + compatible =3D "ramoops"; + reg =3D <0x0 0xa9000000 0x0 0x200000>; + mem-type =3D <2>; + pmsg-size =3D <0x100000>; + record-size =3D <0x100000>; + }; + + removed_mem: removed@c0000000 { + reg =3D <0x0 0xc0000000 0x0 0x6800000>; + no-map; + }; + + pil_trustedvm_mem: pil-trustedvm-region@d0800000 { + reg =3D <0x0 0xd0800000 0x0 0x76f7000>; + no-map; + }; + + qrtr_shmem: qrtr-shmem@d7ef7000 { + reg =3D <0x0 0xd7ef7000 0x0 0x9000>; + no-map; + }; + + neuron_block_0_mem: neuron-block@d7f00000 { + reg =3D <0x0 0xd7f00000 0x0 0x80000>; + no-map; + }; + + neuron_block_1_mem: neuron-block@d7f80000 { + reg =3D <0x0 0xd7f80000 0x0 0x80000>; + no-map; + }; + + adsp_rpc_remote_heap_mem: adsp-rpc-remote-heap@e0400000 { + reg =3D <0x0 0xe0400000 0x0 0x800000>; + no-map; + }; + + framebuffer_reserved: framebuffer@e1000000 { + reg =3D <0x0 0xe1000000 0x0 (1080 * 2400 * 4)>; + no-map; + }; + + rmtfs_mem: rmtfs@e7d00000 { + compatible =3D "qcom,rmtfs-mem"; + reg =3D <0x0 0xe7d00000 0x0 0x280000>; + no-map; + + qcom,client-id =3D <1>; + qcom,vmid =3D , + ; + }; + }; + + wcn6750-pmu { + compatible =3D "qcom,wcn6750-pmu"; + pinctrl-0 =3D <&hst_bt_en>, + <&hst_sw_ctrl>; + pinctrl-names =3D "default"; + vddio-supply =3D <&vreg_l19b_1p8>; + vddaon-supply =3D <&vreg_s7b_0p952>; + vddasd-supply =3D <&vreg_l11c_2p8>; + vddpmu-supply =3D <&vreg_s7b_0p952>; + vddrfa0p8-supply =3D <&vreg_s7b_0p952>; + vddrfa1p2-supply =3D <&vreg_s8b_1p256>; + vddrfa1p7-supply =3D <&vreg_s1b_1p856>; + vddrfa2p2-supply =3D <&vreg_s1c_2p2>; + + bt-enable-gpios =3D <&tlmm 85 GPIO_ACTIVE_HIGH>; + swctrl-gpios =3D <&tlmm 86 GPIO_ACTIVE_HIGH>; + + regulators { + vreg_pmu_rfa_cmn: ldo0 { + regulator-name =3D "vreg_pmu_rfa_cmn"; + }; + + vreg_pmu_aon_0p59: ldo1 { + regulator-name =3D "vreg_pmu_aon_0p59"; + }; + + vreg_pmu_wlcx_0p8: ldo2 { + regulator-name =3D "vreg_pmu_wlcx_0p8"; + }; + + vreg_pmu_wlmx_0p85: ldo3 { + regulator-name =3D "vreg_pmu_wlmx_0p85"; + }; + + vreg_pmu_btcmx_0p85: ldo4 { + regulator-name =3D "vreg_pmu_btcmx_0p85"; + }; + + vreg_pmu_rfa_0p8: ldo5 { + regulator-name =3D "vreg_pmu_rfa_0p8"; + }; + + vreg_pmu_rfa_1p2: ldo6 { + regulator-name =3D "vreg_pmu_rfa_1p2"; + }; + + vreg_pmu_rfa_1p7: ldo7 { + regulator-name =3D "vreg_pmu_rfa_1p7"; + }; + }; + }; +}; + +&apps_rsc { + regulators-0 { + compatible =3D "qcom,pm7325-rpmh-regulators"; + qcom,pmic-id =3D "b"; + + vdd-s1-supply =3D <&vph_pwr>; + vdd-s2-supply =3D <&vph_pwr>; + vdd-s7-supply =3D <&vph_pwr>; + vdd-s8-supply =3D <&vph_pwr>; + + vdd-l1-l4-l12-l15-supply =3D <&vreg_s7b_0p952>; + vdd-l2-l7-supply =3D <&vreg_bob>; + vdd-l3-supply =3D <&vreg_s2b_0p7>; + vdd-l5-supply =3D <&vreg_s2b_0p7>; + vdd-l6-l9-l10-supply =3D <&vreg_s8b_1p256>; + vdd-l8-supply =3D <&vreg_s7b_0p952>; + vdd-l11-l17-l18-l19-supply =3D <&vreg_s1b_1p856>; + vdd-l13-supply =3D <&vreg_s7b_0p952>; + vdd-l14-l16-supply =3D <&vreg_s8b_1p256>; + + /* + * S2, L4-L5 are ARCs: + * S2 - ebi.lvl, + * L4 - lmx.lvl, + * L5 - lcx.lvl. + * + * L10 are unused. + */ + + vreg_s1b_1p856: smps1 { + regulator-name =3D "vreg_s1b_1p856"; + regulator-min-microvolt =3D <1840000>; + regulator-max-microvolt =3D <2040000>; + }; + + vreg_s7b_0p952: smps7 { + regulator-name =3D "vreg_s7b_0p952"; + regulator-min-microvolt =3D <535000>; + regulator-max-microvolt =3D <1120000>; + }; + + vreg_s8b_1p256: smps8 { + regulator-name =3D "vreg_s8b_1p256"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1500000>; + regulator-initial-mode =3D ; + }; + + vreg_l1b_0p912: ldo1 { + regulator-name =3D "vreg_l1b_0p912"; + regulator-min-microvolt =3D <825000>; + regulator-max-microvolt =3D <925000>; + regulator-initial-mode =3D ; + }; + + vreg_l2b_3p072: ldo2 { + regulator-name =3D "vreg_l2b_3p072"; + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vreg_l3b_0p6: ldo3 { + regulator-name =3D "vreg_l3b_0p6"; + regulator-min-microvolt =3D <312000>; + regulator-max-microvolt =3D <910000>; + regulator-initial-mode =3D ; + }; + + vreg_l6b_1p2: ldo6 { + regulator-name =3D "vreg_l6b_1p2"; + regulator-min-microvolt =3D <1140000>; + regulator-max-microvolt =3D <1260000>; + regulator-initial-mode =3D ; + regulator-allowed-modes =3D ; + }; + + vreg_l7b_2p96: ldo7 { + regulator-name =3D "vreg_l7b_2p96"; + /* Constrained for UFS VCC, at least until UFS driver scales voltage */ + regulator-min-microvolt =3D <2952000>; + regulator-max-microvolt =3D <2952000>; + regulator-initial-mode =3D ; + }; + + vreg_l8b_0p904: ldo8 { + regulator-name =3D "vreg_l8b_0p904"; + regulator-min-microvolt =3D <870000>; + regulator-max-microvolt =3D <970000>; + regulator-initial-mode =3D ; + }; + + vreg_l9b_1p2: ldo9 { + regulator-name =3D "vreg_l9b_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1304000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l11b_1p776: ldo11 { + regulator-name =3D "vreg_l11b_1p776"; + regulator-min-microvolt =3D <1504000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + }; + + vreg_l12b_0p8: ldo12 { + regulator-name =3D "vreg_l12b_0p8"; + regulator-min-microvolt =3D <751000>; + regulator-max-microvolt =3D <824000>; + regulator-initial-mode =3D ; + }; + + vreg_l13b_0p8: ldo13 { + regulator-name =3D "vreg_l13b_0p8"; + regulator-min-microvolt =3D <530000>; + regulator-max-microvolt =3D <824000>; + regulator-initial-mode =3D ; + }; + + vreg_l14b_1p2: ldo14 { + regulator-name =3D "vreg_l14b_1p2"; + regulator-min-microvolt =3D <1080000>; + regulator-max-microvolt =3D <1304000>; + regulator-initial-mode =3D ; + }; + + vreg_l15b_0p88: ldo15 { + regulator-name =3D "vreg_l15b_0p88"; + regulator-min-microvolt =3D <765000>; + regulator-max-microvolt =3D <1020000>; + regulator-initial-mode =3D ; + }; + + vreg_l16b_1p2: ldo16 { + regulator-name =3D "vreg_l16b_1p2"; + regulator-min-microvolt =3D <1100000>; + regulator-max-microvolt =3D <1300000>; + regulator-initial-mode =3D ; + }; + + vreg_l17b_1p8: ldo17 { + regulator-name =3D "vreg_l17b_1p8"; + regulator-min-microvolt =3D <1700000>; + regulator-max-microvolt =3D <1900000>; + regulator-initial-mode =3D ; + }; + + vreg_l18b_1p8: ldo18 { + regulator-name =3D "vreg_l18b_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + }; + + vreg_l19b_1p8: ldo19 { + regulator-name =3D "vreg_l19b_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + }; + }; + + regulators-1 { + compatible =3D "qcom,pm8350c-rpmh-regulators"; + qcom,pmic-id =3D "c"; + + vdd-s1-supply =3D <&vph_pwr>; + vdd-s2-supply =3D <&vph_pwr>; + vdd-s5-supply =3D <&vph_pwr>; + vdd-s7-supply =3D <&vph_pwr>; + vdd-s9-supply =3D <&vph_pwr>; + vdd-s10-supply =3D <&vph_pwr>; + + vdd-l1-l12-supply =3D <&vreg_s1b_1p856>; + vdd-l2-l8-supply =3D <&vreg_s1b_1p856>; + vdd-l3-l4-l5-l7-l13-supply =3D <&vreg_bob>; + vdd-l6-l9-l11-supply =3D <&vreg_bob>; + vdd-l10-supply =3D <&vreg_s7b_0p952>; + + vdd-bob-supply =3D <&vph_pwr>; + + /* + * S2, S5, S7, S10 are ARCs: + * S2 - cx.lvl, + * S5 - mss.lvl, + * S7 - gfx.lvl, + * S10 - mx.lvl. + */ + + vreg_s1c_2p2: smps1 { + regulator-name =3D "vreg_s1c_2p2"; + regulator-min-microvolt =3D <2190000>; + regulator-max-microvolt =3D <2210000>; + }; + + vreg_s9c_0p676: smps9 { + regulator-name =3D "vreg_s9c_0p676"; + regulator-min-microvolt =3D <1010000>; + regulator-max-microvolt =3D <1170000>; + }; + + vreg_l1c_1p8: ldo1 { + regulator-name =3D "vreg_l1c_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1980000>; + regulator-initial-mode =3D ; + }; + + vreg_l2c_1p8: ldo2 { + regulator-name =3D "vreg_l2c_1p8"; + regulator-min-microvolt =3D <1620000>; + regulator-max-microvolt =3D <1980000>; + regulator-initial-mode =3D ; + }; + + vreg_l3c_3p0: ldo3 { + regulator-name =3D "vreg_l3c_3p0"; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <3540000>; + regulator-initial-mode =3D ; + }; + + vreg_l4c_1p8_3p0: ldo4 { + regulator-name =3D "vreg_l4c_1p8_3p0"; + regulator-min-microvolt =3D <1620000>; + regulator-max-microvolt =3D <3300000>; + regulator-initial-mode =3D ; + }; + + vreg_l5c_1p8_3p0: ldo5 { + regulator-name =3D "vreg_l5c_1p8_3p0"; + regulator-min-microvolt =3D <1620000>; + regulator-max-microvolt =3D <3300000>; + regulator-initial-mode =3D ; + }; + + vreg_l6c_2p96: ldo6 { + regulator-name =3D "vreg_l6c_2p96"; + regulator-min-microvolt =3D <1650000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vreg_l7c_3p0: ldo7 { + regulator-name =3D "vreg_l7c_3p0"; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vreg_l8c_1p8: ldo8 { + regulator-name =3D "vreg_l8c_1p8"; + regulator-min-microvolt =3D <1620000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + }; + + vreg_l9c_2p96: ldo9 { + regulator-name =3D "vreg_l9c_2p96"; + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vreg_l10c_0p88: ldo10 { + regulator-name =3D "vreg_l10c_0p88"; + regulator-min-microvolt =3D <720000>; + regulator-max-microvolt =3D <1050000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l11c_2p8: ldo11 { + regulator-name =3D "vreg_l11c_2p8"; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vreg_l12c_1p8: ldo12 { + regulator-name =3D "vreg_l12c_1p8"; + regulator-min-microvolt =3D <1650000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + }; + + vreg_l13c_3p0: ldo13 { + regulator-name =3D "vreg_l13c_3p0"; + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vreg_bob: bob { + regulator-name =3D "vreg_bob"; + regulator-min-microvolt =3D <3008000>; + regulator-max-microvolt =3D <3960000>; + regulator-initial-mode =3D ; + }; + }; +}; + +&dispcc { + status =3D "disabled"; +}; + +&gcc { + protected-clocks =3D , + , + , + , + , + , + , + , + , + , + , + , + ; +}; + +&gpi_dma0 { + status =3D "okay"; +}; + +&gpi_dma1 { + status =3D "okay"; +}; + +&gpu { + status =3D "okay"; +}; + +&gpu_zap_shader { + firmware-name =3D "qcom/sm7325/xiaomi/taoyao/a660_zap.mbn"; +}; + +&i2c1 { + clock-frequency =3D <100000>; + + status =3D "okay"; + + typec-mux@42 { + compatible =3D "fcs,fsa4480"; + reg =3D <0x42>; + + vcc-supply =3D <&vreg_bob>; + + mode-switch; + orientation-switch; + + port { + fsa4480_sbu_mux: endpoint { + remote-endpoint =3D <&pmic_glink_sbu>; + }; + }; + }; +}; + +&ipa { + firmware-name =3D "qcom/sm7325/xiaomi/taoyao/ipa_fws.mbn"; + + status =3D "okay"; +}; + +&lpass_audiocc { + compatible =3D "qcom,qcm6490-lpassaudiocc"; + /delete-property/ power-domains; +}; + +&pm7325_gpios { + key_vol_up: key-vol-up-n-state { + pins =3D "gpio6"; + function =3D PMIC_GPIO_FUNC_NORMAL; + power-source =3D <1>; + bias-pull-up; + input-enable; + }; +}; + +&pmk8350_rtc { + status =3D "okay"; +}; + +&pon_pwrkey { + status =3D "okay"; +}; + +&pon_resin { + linux,code =3D ; + + status =3D "okay"; +}; + +&qup_spi13_cs { + drive-strength =3D <6>; + bias-disable; +}; + +&qup_spi13_data_clk { + drive-strength =3D <6>; + bias-disable; +}; + +&qupv3_id_0 { + status =3D "okay"; +}; + +&qupv3_id_1 { + status =3D "okay"; +}; + +&remoteproc_adsp { + firmware-name =3D "qcom/sm7325/xiaomi/taoyao/adsp.mbn"; + + status =3D "okay"; +}; + +&remoteproc_cdsp { + firmware-name =3D "qcom/sm7325/xiaomi/taoyao/cdsp.mbn"; + + status =3D "okay"; +}; + +&remoteproc_mpss { + firmware-name =3D "qcom/sm7325/xiaomi/taoyao/modem.mbn"; + + status =3D "okay"; +}; + +&remoteproc_wpss { + firmware-name =3D "qcom/sm7325/xiaomi/taoyao/wpss.mbn"; + + status =3D "okay"; +}; + +&spi13 { + status =3D "okay"; + + touchscreen@0 { + compatible =3D "goodix,gt9916"; + reg =3D <0>; + + interrupts-extended =3D <&tlmm 81 IRQ_TYPE_LEVEL_LOW>; + + reset-gpios =3D <&tlmm 105 GPIO_ACTIVE_LOW>; + + avdd-supply =3D <&vreg_l7c_3p0>; + vddio-supply =3D <&vreg_l2c_1p8>; + + spi-max-frequency =3D <5000000>; + + touchscreen-size-x =3D <10800>; + touchscreen-size-y =3D <24000>; + + pinctrl-0 =3D <&ts_irq>, <&ts_reset>; + pinctrl-names =3D "default"; + }; +}; + +&tlmm { + /* + * 48-51: presumably NFC SE + * 56-59: presumably fingerprint reader + */ + gpio-reserved-ranges =3D <48 4>, <56 4>; + + bt_uart_sleep_cts: bt-uart-sleep-cts-state { + pins =3D "gpio28"; + function =3D "gpio"; + bias-bus-hold; + }; + + bt_uart_sleep_rts: bt-uart-sleep-rts-state { + pins =3D "gpio29"; + function =3D "gpio"; + bias-pull-down; + }; + + bt_uart_sleep_txd: bt-uart-sleep-txd-state { + pins =3D "gpio30"; + function =3D "gpio"; + bias-pull-up; + }; + + bt_uart_sleep_rxd: bt-uart-sleep-rxd-state { + pins =3D "gpio31"; + function =3D "gpio"; + bias-pull-up; + }; + + sde_dsi_active: sde-dsi-active-state { + pins =3D "gpio44"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-disable; + }; + + sde_dsi_sleep: sde-dsi-sleep-state { + pins =3D "gpio44"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + + sde_te_active_sleep: sde-te-active-state { + pins =3D "gpio80"; + function =3D "mdp_vsync"; + drive-strength =3D <2>; + bias-pull-down; + }; + + ts_irq: ts-irq-state { + pins =3D "gpio81"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-pull-up; + }; + + hst_bt_en: hst-bt-en-state { + pins =3D "gpio85"; + function =3D "gpio"; + bias-disable; + }; + + hst_sw_ctrl: hst-sw-ctrl-state { + pins =3D "gpio86"; + function =3D "gpio"; + bias-pull-down; + }; + + ts_reset: ts-reset-state { + pins =3D "gpio105"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-pull-up; + }; +}; + +&uart5 { + status =3D "okay"; +}; + +&uart7 { + /delete-property/interrupts; + interrupts-extended =3D <&intc GIC_SPI 608 IRQ_TYPE_LEVEL_HIGH>, + <&tlmm 31 IRQ_TYPE_EDGE_FALLING>; + + pinctrl-1 =3D <&bt_uart_sleep_cts>, + <&bt_uart_sleep_rts>, + <&bt_uart_sleep_txd>, + <&bt_uart_sleep_rxd>; + pinctrl-names =3D "default", "sleep"; + + status =3D "okay"; + + bluetooth: bluetooth { + compatible =3D "qcom,wcn6750-bt"; + + vddrfacmn-supply =3D <&vreg_pmu_rfa_cmn>; + vddaon-supply =3D <&vreg_pmu_aon_0p59>; + vddbtcmx-supply =3D <&vreg_pmu_btcmx_0p85>; + vddrfa0p8-supply =3D <&vreg_pmu_rfa_0p8>; + vddrfa1p7-supply =3D <&vreg_pmu_rfa_1p7>; + vddrfa1p2-supply =3D <&vreg_pmu_rfa_1p2>; + max-speed =3D <3200000>; + }; +}; + +&ufs_mem_hc { + reset-gpios =3D <&tlmm 175 GPIO_ACTIVE_LOW>; + + vcc-supply =3D <&vreg_l7b_2p96>; + vcc-max-microamp =3D <800000>; + /* + * Technically l9b enables an eLDO (supplied by s1b) which then powers + * VCCQ2 of the UFS. + */ + vccq2-supply =3D <&vreg_l9b_1p2>; + vccq2-max-microamp =3D <900000>; + + status =3D "okay"; +}; + +&ufs_mem_phy { + vdda-phy-supply =3D <&vreg_l10c_0p88>; + vdda-pll-supply =3D <&vreg_l6b_1p2>; + + status =3D "okay"; +}; + +&usb_1 { + /* USB 2.0 only */ + qcom,select-utmi-as-pipe-clk; + + maximum-speed =3D "high-speed"; + /* Remove USB3 phy */ + phys =3D <&usb_1_hsphy>; + phy-names =3D "usb2-phy"; + + status =3D "okay"; +}; + +&usb_1_dwc3_hs { + remote-endpoint =3D <&pmic_glink_hs_in>; +}; + +&usb_1_hsphy { + vdda-pll-supply =3D <&vreg_l10c_0p88>; + vdda18-supply =3D <&vreg_l1c_1p8>; + vdda33-supply =3D <&vreg_l2b_3p072>; + + status =3D "okay"; +}; + +&venus { + firmware-name =3D "qcom/sm7325/xiaomi/taoyao/vpu20_1v.mbn"; + + status =3D "okay"; +}; + +&wifi { + qcom,calibration-variant =3D "Xiaomi_taoyao"; + + status =3D "okay"; +}; --=20 2.53.0