From nobody Wed Jun 10 16:02:09 2026 Received: from mail-ej1-f43.google.com (mail-ej1-f43.google.com [209.85.218.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A5F453D0C18 for ; Mon, 8 Jun 2026 14:22:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928551; cv=none; b=VDqV3yw/ZUXx3Atu9h8uPLDaRMxnrIpiyZf9GVPAzoujlOu6uBr4/FhFlFzARGr1DPg8m9fj8fXt+cTNCw4bLa4zB77UjMlbLcBcwTIWt+Tvu7WBppYHXisN8Dcev+36Z5SMyfQXbxMhP/NbPC6nDsdWTGOm69GNq734oywS+wk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928551; c=relaxed/simple; bh=5Uzl29QTCrj5VKD83cW4UxcKrN9I1xXI5DXz829aub8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=IOq/Ji24X/sxxsI1TTZEQX3llUc1ZRC5uqnKioCLYgePlStz5w4jqtc6ZVNOwkU55h+ijocMYJHG6OccGmbsrZexYdNk6OAdYmgwfdtcmOQwnebnbSUYGDY92hwxDpizU3lYmYntBTjHaJeu8hAfWeimBMaDknJOseXlYv5yZS0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=p30GFMuj; arc=none smtp.client-ip=209.85.218.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="p30GFMuj" Received: by mail-ej1-f43.google.com with SMTP id a640c23a62f3a-bec450b950dso613568066b.2 for ; Mon, 08 Jun 2026 07:22:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780928548; x=1781533348; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=XAn+sgOJ//YpFHFCj3wQ7fJwCRmUnKUhDxx0gbmShJo=; b=p30GFMujNL8p1XGzYyowwWNbfB6c+mrEb8m0cTsYrQ4bKJVvYJ7UX8cxHdiAeR/eXh su431BjKQzxAGRFvKWh5WEJ7DerUbigdIE3uLBZcy6H5KUlycsoiEBH/gNWIAfaRjdWH wM11KYb4g0gWtodmZsFEoeY+tNE6Z3+ghTjjI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780928548; x=1781533348; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=XAn+sgOJ//YpFHFCj3wQ7fJwCRmUnKUhDxx0gbmShJo=; b=R6Syw0PQp0taJaDezuQTxlDuQ4qTutDJ9nNpxtwETQUimYMqu08nhmIKLnkZRXXI2E eVRETHagPFy4wxGFjYMWrxCnRqxHjL2mmtzHg3Wyg1tGV5AGWCZP8YxpiC/tCSnUUcIt O/BxoAeexNzsdznF2HnrnG4dTuye44H7Nmg2peXPkb0jT+5SIs0809uZ78hp8n3H2beg a6cAunv+L/kiyrdvY3rxiTBzjoCeDzOOZpX8Kk1d8Iy/bh65b4tvm9jG7QQUAQp/05kH Op/t5Pq69/vjlexdx04VgJ1D2GfuXm4jrwo4ngbYDl6+SuNVDLZFqTnP0ker2t3FN+sV JwCA== X-Gm-Message-State: AOJu0YxDYU9DmFXwcQK5GzZwmd/6Mc0h3Bg1XmxkgiQSa+FoeXJYFhTY 26nxyMq3ue3VOzmfN9UOZynbl/8LfaW/RRdnps2YsqwKjhLwkyw8v3tgmkkklS1hiii3kedna8J QLO7w X-Gm-Gg: Acq92OHbNhNNB7M9a3N+Z8f798xaNpSwAKGdxkCTraDBejeThfJMkYBRk6txGq21l4v LJ8a/mmWLCVV1NZtpPzkBPKfKroBqddb5PeVXQtYNum5PZYGfoPuJm+jVtQXvfBOI9iotOigzR+ mtDvqqUPOIrMJo5MjvpkgIKLUZJKyEvzrfQYppEH7kQMYaHhMJlcFMJVihAQSnGyR0W1IAWMNV1 tr9w9x+pTviSxZnnKRIeibJ1rQ40iIgfHuY8oqOWWmWGyPPVYtg62abMlswM3JzMkE4clvtMSJ6 BCe8/bQw/XsqevAQPrTAu5qB4J1Wdc/LBq5x7wHfkR/J18WtryuoRqRLQjZwIuKjzZYHJureQHs ItrzM7sqFRP/FyjBnmu0EWqWJyyS/bMQdI3bgjH7cGoEy66RrxjD1QrhiM7dCla0z1AbHGWGKdS 4t9VJGqIsJBySAdJqYyPVK34mFWK9Ed/W/mmxUsVdIC1QyCetk6W3d8y9EKfpMOk1FwpKL4Q8k4 lKrNj7dJnhqzvmF0KP5+KGMhqh27sSdLgF9qdhh2yp99gT4bhhFe1T/Xr37+T2WKp/IrA== X-Received: by 2002:a17:907:75f2:b0:bec:2ad0:cba5 with SMTP id a640c23a62f3a-bf372159cbemr438523966b.29.1780928547685; Mon, 08 Jun 2026 07:22:27 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055307a35sm881847066b.52.2026.06.08.07.22.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:22:27 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Conor Dooley , Alexandre Torgue , Amelie Delaunay , Christophe Parant , Conor Dooley , Himanshu Bhavani , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v5 01/16] dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board Date: Mon, 8 Jun 2026 16:20:18 +0200 Message-ID: <20260608142221.952245-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> References: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add devicetree bindings for Engicam MicroGEA-STM32MP257-RMM board based on the Engicam MicroGEA-STM32MP257 SoM (System-on-Module). The use of an enum for a single element is justified by the future addition of other boards based on the same SoM. Signed-off-by: Dario Binacchi Acked-by: Conor Dooley --- (no changes since v2) Changes in v2: - Add Acked-by of Conor Dooley for patch 0/1 "dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board" Documentation/devicetree/bindings/arm/stm32/stm32.yaml | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml b/Docum= entation/devicetree/bindings/arm/stm32/stm32.yaml index c6af3a46364f..c5ce81e3ce45 100644 --- a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml +++ b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml @@ -203,6 +203,13 @@ properties: - st,stm32mp257f-ev1 - const: st,stm32mp257 =20 + - description: Engicam MicroGEA STM32MP257 SoM based Boards + items: + - enum: + - engicam,microgea-stm32mp257-rmm + - const: engicam,microgea-stm32mp257 + - const: st,stm32mp257 + - description: ST STM32MP235 based Boards items: - enum: --=20 2.43.0 From nobody Wed Jun 10 16:02:09 2026 Received: from mail-ej1-f47.google.com (mail-ej1-f47.google.com [209.85.218.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 41FF13D1CA8 for ; Mon, 8 Jun 2026 14:22:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928553; cv=none; b=e5c2DGuXlz6i+VjmormtgtZC0v7uFOHrQYDXLHJ8FDr9kI2TU/lE/83+G/DVcywtrWB16+MR9I2nfKTeP/bRkxSWeH9M3gpjdWbsGfMM9x792cDMPG2zg8cpsiEx5MdZk3STpuB/Zfg4BmQxfLkhGnUXLBda+W/+T55xTBByC38= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928553; c=relaxed/simple; bh=OG57HJ/X8FsDNKo9Qs/33vDw2WW45F3gfVYNcHLuzuM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=rzUyd4ncWRYHoW4IUn9ZORyLUyEUBb9uJ8LVgUVpxh/t8Oo/yEUY19DbkwGA0mSUL6SVvx/T4FJ/2pfIU4+rXrv4olSjoljOQLufXE5M7G5aZPdpn9lw4GNTs38cjUPN0oAIf1C4AifszLIlNg+sqiwmEHhCXBL5vEXdDAHFvDw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=cgKZZDHu; arc=none smtp.client-ip=209.85.218.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="cgKZZDHu" Received: by mail-ej1-f47.google.com with SMTP id a640c23a62f3a-bebc80100efso471349266b.1 for ; Mon, 08 Jun 2026 07:22:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780928550; x=1781533350; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=dOAhsbik0AVMh4szXNhMifsdGs/22DvtJLvQBea9fqI=; b=cgKZZDHu7UYoaAQjmHP66z541c9fpk2VL3pjc7IyUFl5XHRk1VfIaYAlL9KDqvR+s9 JSZG8bKtNAbmlEKWFkcPMRXv5fqaDAKw208J6BpW6Fkh7S/0azYnLz64tYh1qV2wB3nO rQNkF8XZhwLvrjas4yzNp1EG3B91lds+CKULg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780928550; x=1781533350; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=dOAhsbik0AVMh4szXNhMifsdGs/22DvtJLvQBea9fqI=; b=BqYKw0exff0m3P+mYBCsJ35czu2EipQ8A/VOZZOXUEWyq6EWT18ZoTB5ruwDy1bBUE sJ60Cd0a9e+LaVt9IZQI9Dh9rWCQZE8t/MiaYD55cikSQo6hjf3A93ofFurRi6nBXWsZ +dj5tHp2ehSOwer2viycB9lrMMA6ElS54p6GcVeS3DoTsK/DLciPh6crpQpkPy1l093S sdLOFMWRHFBheRHBaIbWIkfuIp+fM0GEBNxm/EVuIL3dm1YpjyS7yp09G9xARMfvvTRa 7B8sIQC8vHn8FdkfkDmiiIUDL+RsggkBL094RGB8wowXI4HaxnBkya92kPThb3CNX3NK O4Iw== X-Gm-Message-State: AOJu0YwPW1rR4SKBRTS8mq92cje6Cik3ll0XmHwrDl2tjKtVbiCVBpMn pzDIB8+R1HLqD5LpwTL3+qKYjO/ZyWAVkgnP0A7BlQD+EhSo+hYKInhWThMf40+iudJNuzdIM0U bVmNB X-Gm-Gg: Acq92OErPmIsxvsTz0CxPpVCzZSW4q/bZrcr26RGVlRjfcFH3ZkbWDy+SWt6QZfU1vx pEtwEbJB/2SQSrQ7IGl4XZS8oWKAQJZ3FZnexBvjh7XVztv+1PenZ6X06kt1tSrzuLPpkfTiwrJ xKiXkPsk27bE74TMR4eiLv7chMqCDRFtkDVd2R2QBaqyrf5liOAc9jxdzh55Axhn7/C9c951xOg /ceHxRPMN4R6wz8uME8anHuZyY04InwgNIzxoztYwGFFbQ78lnG5cGspuyesscgelVkVNYh+X0E RLmvnzwc0UHPLjy9smIcQhQbP9tpZSSrnFlXurWjrbXDb0NuNURt9E5AAt24r39jSRwFXefZSvZ 0XieFsP0JDO2VNytKDhqxDrTTnrDE3Z/Fltbtrsp7/Mq9Q9IdyedY90BB18EPud4m1umuWOK61R md59ghc95VbtkZmiLjx4/0lz4enFiXyklZ3P0RIq26089Zh/J0gEBAUl/h7KHWG2CS4NEbFTPgt 0WuIevZE7QQLyIJS0hNms95IuPAb/63FMtd6lLMhh2dqSoWOCUqI7dByxs= X-Received: by 2002:a17:907:6eac:b0:bee:e2a2:bdbf with SMTP id a640c23a62f3a-bf37234cfe1mr764589466b.29.1780928549603; Mon, 08 Jun 2026 07:22:29 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055307a35sm881847066b.52.2026.06.08.07.22.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:22:29 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v5 02/16] arm64: dts: st: add power-domains to sdmmc1 on stm32mp231 Date: Mon, 8 Jun 2026 16:20:19 +0200 Message-ID: <20260608142221.952245-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> References: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The sdmmc1 node was introduced early in the SoC bring-up before power domains were systematically mapped. Add the missing power-domains property to align it with the rest of the peripheral nodes. Signed-off-by: Dario Binacchi --- Changes in v5: - Added in version 5. Suggested by Sashiko. arch/arm64/boot/dts/st/stm32mp231.dtsi | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/boot/dts/st/stm32mp231.dtsi b/arch/arm64/boot/dts/s= t/stm32mp231.dtsi index 9e1d240888ff..0feb8943efae 100644 --- a/arch/arm64/boot/dts/st/stm32mp231.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp231.dtsi @@ -727,6 +727,7 @@ sdmmc1: mmc@48220000 { cap-mmc-highspeed; max-frequency =3D <120000000>; access-controllers =3D <&rifsc 76>; + power-domains =3D <&cluster_pd>; status =3D "disabled"; }; =20 --=20 2.43.0 From nobody Wed Jun 10 16:02:09 2026 Received: from mail-ej1-f51.google.com (mail-ej1-f51.google.com [209.85.218.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5D74D3D2FFC for ; Mon, 8 Jun 2026 14:22:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928554; cv=none; b=pIMERf+Jbsr3Q8Ney0Chxe/OGQhmVPQipln01MUD9t9PTU4OQJ6dAZUHOOyAyDUZWbxSYGQ8BsBgFSnAQ9UIrpNfO/y9nc/3lQLzH3y/wAa7QzxXYs/Celyn9GWl7PhbXAEb1URoUKp7WiC1wt5twDo6E8+VZFpHNxESoxJMMHk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928554; c=relaxed/simple; bh=i8vxERIUKbwT7VhLVI5BvmAne1Y08dSoYEP9QfP44RA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=kgAytCYNZNftemDWKYHfkrjOD5jrLXYKVLitVRC9x98rNdFsr1KS0paL2C6lP0IKXQhNiJQncFaPzynealOHAP0SsQRuaaSPlM+HJLynyAMH3FJ6tVTxkP24/qCdfg1HTk5Kr7N3zMzIhLSdg4XhPgmjR2BqnO4tSzPFcTC9wwA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=q/Dtoiny; arc=none smtp.client-ip=209.85.218.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="q/Dtoiny" Received: by mail-ej1-f51.google.com with SMTP id a640c23a62f3a-bec449cf976so603043266b.2 for ; Mon, 08 Jun 2026 07:22:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780928552; x=1781533352; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8PatEQLdut9te2eHCPW8R4X5P453NImp5hCpKSvxqec=; b=q/DtoinyKVU7YFHawFi47ACGPmevRjIk/g+7qLVdureADNTdT/j/0B3qh65fLoi8jq UnqwfhvTvnt6oANtqbItHGH776/drJ4Xw1pCFEMhLbDmLMdKm5UNXrQjmyZyFLWv7Q/X Fg+1tTV642YyiZl9jZW9BVVtyK4pndSc09AvY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780928552; x=1781533352; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=8PatEQLdut9te2eHCPW8R4X5P453NImp5hCpKSvxqec=; b=GMnZ6PQ7GYQ0x2cyHxLJOerTib2Y5mJB8YMZhtB/sAld0x5uXFipmtTO5FS2DbJcR0 4gF/LNAziAXU/uOTq4z9jn9FwhYt9CeuX5RfaToPnT+bCWwFaNs/TBjUIJEfslaDDmKd geujrXn5T366pKUIw0aP54dTaA56W3zemMGMyPLhwimdp0LCLHupNWbxZ+3Fb/8Fq8w9 U9xuFk8VW+c7TZT2lgdKnFOSIHUZARGcJlG7xL48OQXcY7DbbTP4VsNA6txRUeQDbd8/ Xq3H2n0vZV/t47X/P91pYXDAywE2GYRRc844bUH8bOWzM7EeqjdcWQgrRWOu+a8yXGKb vEIg== X-Gm-Message-State: AOJu0Yw6MbK0DakaMjFnHnRwzffXYF4VCiyd01XxE8tz6KwVtzJ1YK1h L69imEDKI+OD0uN/oU0LHD8NKF+E2M9upO4PQjrdkr317u2wpeNa3/yTUUmOHr7onE6r4LxRuNY B50YR X-Gm-Gg: Acq92OGALSucrgvyZ0ktUhkmmLZsOk5qVlGH56piggGrTlx1sINnKykj1JycFUNy6DN Q+XFIc+/uxu8s8ueHrIc936fUHbfSqiIwnTXNaZLvrKTH9cckQ0k2D5IMqOEkULLz0mfx3hfjID Krxe5nhX8nGk+uzN88rmQq3Y3PKKkaKEiMKSHfEX42+KIFipWrFPKdwz+O7svzQrM1krvHUGaID c5NIEQYndk56bClw5zJW7aWhogtTM51w489ijfQp+JyT/yMdf5BhgP5WB/oK8nBK4HDHZy6qS2w dhWshEDthsOjWjEOSgyL/rxh3leFTOjS7so6Yd4eFAi0czMMML+7g/h6oa8tJymiETvb2vSdeHv jMg6KjQ7AaFki2daarb63r7BpRrAkFC6DtQezdSEjJ/ua4PGF7tHB3UUSw5RqaTciJcjkoM2HG3 TglFNJ31v/oioCIMkErWNoIp/rBTGaEZXgOfIOwHiq0IvzINMu1fuz/zz+CCIuHkpI5jo5N0xn3 KjCCKF1GtLM4DFZjpr3m5BH82/+kesA+zL2W2iZGRGoe4I1mfu+iwDI5YE= X-Received: by 2002:a17:907:72d1:b0:bde:170:a0ef with SMTP id a640c23a62f3a-bf37234c5d9mr825860266b.27.1780928551592; Mon, 08 Jun 2026 07:22:31 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055307a35sm881847066b.52.2026.06.08.07.22.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:22:31 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v5 03/16] arm64: dts: st: add power-domains to sdmmc1 on stm32mp251 Date: Mon, 8 Jun 2026 16:20:20 +0200 Message-ID: <20260608142221.952245-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> References: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The sdmmc1 node was introduced early in the SoC bring-up before power domains were systematically mapped. Add the missing power-domains property to align it with the rest of the peripheral nodes. Signed-off-by: Dario Binacchi --- Changes in v5: - Added in version 5. Suggested by Sashiko. arch/arm64/boot/dts/st/stm32mp251.dtsi | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/boot/dts/st/stm32mp251.dtsi b/arch/arm64/boot/dts/s= t/stm32mp251.dtsi index 673fbc5632e6..b3416c928c08 100644 --- a/arch/arm64/boot/dts/st/stm32mp251.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp251.dtsi @@ -1664,6 +1664,7 @@ sdmmc1: mmc@48220000 { cap-mmc-highspeed; max-frequency =3D <120000000>; access-controllers =3D <&rifsc 76>; + power-domains =3D <&CLUSTER_PD>; status =3D "disabled"; }; =20 --=20 2.43.0 From nobody Wed Jun 10 16:02:09 2026 Received: from mail-ej1-f44.google.com (mail-ej1-f44.google.com [209.85.218.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 357A93D8122 for ; Mon, 8 Jun 2026 14:22:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928557; cv=none; b=QqngBy6AK7eZ0CKXtqv2f6+x66Rvl+rWqX/3jmZSQXBbIMVgRxSDiuLKdpCFHHDdgGXCM9bN9bBfPtSUJoB7n0jGeX3yMI9d7t3pRP0X45cwzPZUD7+IKtazFqjaQZRDIZxZX4pTeMGoGBEM4blat9fN5kC50Hu0l6nJ6zyfJnE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928557; c=relaxed/simple; bh=GZ78QjzKDDNGoyRoAn/QMrlXryuc3bKg/B9njaywveA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=aNH+FQFlP9wZsKQUfs7JpgCssCirNrq6vvoJ90SDxRwvtcrHM3TwcS+TPPRPTEGgMK4RlcGLpE0SIHNaax33GiwsANMeArQ+GtAkWm8CISAwacUiVPoq1aLWwQ4Djss2QpU2e9vTQe5a+kOPQ2bkp9x3959Nx8kHtdOgAqpH4Dg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=dFoDY22a; arc=none smtp.client-ip=209.85.218.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="dFoDY22a" Received: by mail-ej1-f44.google.com with SMTP id a640c23a62f3a-befd83e0521so971588766b.1 for ; Mon, 08 Jun 2026 07:22:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780928554; x=1781533354; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=yc3m6zr0epBkIc8UOZHvvBVuU4YMP+mrPgxq2NBKnzg=; b=dFoDY22auEoOJxyw7MEz8TqE3+qwg+nmwpSZULctBoF9928tUA8UlS19CYk1Mp/xiX lsoPc1lsG1QSlvxDkEbRdsIF6BBzwKmfIB/vscTwV65b9CUzKPknkFeoLnUxNCJMMGRP Fm1np/TSxqtanKHodhDbQ1yxlxhHVMx3l7s7s= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780928554; x=1781533354; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=yc3m6zr0epBkIc8UOZHvvBVuU4YMP+mrPgxq2NBKnzg=; b=c/7JAYSDdpgkYyFhxZzHgggEgo43fKIQBqUdbBsD/dVjeea+BVAIDnqtjeAaLdmrDQ EPjNTO1M/WCzLoWeSUjwMCwjApOLyN6iMzRHIiiFKgWrNptOjTmlUNBqQ94cNp4obqh7 ulrbyO1viB4SGjguByUP9lhXOeduu5nXsZ+9g2u5nFNI2kxdKejBeeOzi3l62QIrmt98 oFTntiHCCRqy3OHXb2d8awXbIx3N76795mTR0oroPAHgYt0pil6e4WWQDCUxDLM12A22 yy4FF85UhCKmLQpdgxiB5tZkAR0ft0yoqyYu7n7OiM2vnvObf2MyTdRY+iuPJTL7XQAi 7AiA== X-Gm-Message-State: AOJu0Yymzn2xdqnPJn5vVHt/FtOxELtYCZGhUidC0sJ51PtMobv8CJns FUePB8UcDYN8BdiQfUFEyOjSRl8ejMvLVFvKNzfDXAkvcUSig2D32Qn5zjISRAf2O9a6m2l8Sgp pZsLE X-Gm-Gg: Acq92OF6w+fPz2DgLL+qsvcsUp4IXdFa7mDJN+ZeWduLk9GTYz89JTAV/dLVlP9QgfZ wj4adaVqaq3CjQ2XQD7hwQ+n2roQyulz1ey7RZwv7ea/svCgy45rLh0CNnN4mVS+vwxXOUsuU1J O32aIfJjOj4RgYpXHLlpI101iWaR3fGTV5h9aKTAUDYpPWMdU/yCrgGl8Iq2PPJuZULmy33nyvP yyFf3ZirXdNVLaPX6dB88DE+iuU08AOE8NJbxokbpu6uj77eqLMFDQMT72VRaw4CDM7GSpdgi9F egtIhjmQc72uQWwgh/iqoBJiV+UlPgYlnGr/CHsaA1aQIq/dzsjQ+RMVFAfvqxhGLj9qDKPfmRa luyI7PLvVFCGHnSOg3bZ7pNMFUEMSRNQheDNxvV5DdiCFA/cRNtcx6zZlISLjT6CBpQCOj0V0mK SAj5EI6B9Sr9u7TOhJmLic2pnrtyTfEy5j/hyutmpfAbcOcRP5KCYH0DBG13iYj4e9EvEeL96Na AYwvhVFOqATubrZ1AIs45shT8A3ZWN4P6kfJROBSUjk+Ps2nQZyrU/83c8= X-Received: by 2002:a17:907:1c83:b0:bf0:e345:68b with SMTP id a640c23a62f3a-bf3a8f1269emr641900566b.18.1780928553442; Mon, 08 Jun 2026 07:22:33 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055307a35sm881847066b.52.2026.06.08.07.22.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:22:33 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v5 04/16] arm64: dts: st: add SDMMC2 support on stm32mp25 Date: Mon, 8 Jun 2026 16:20:21 +0200 Message-ID: <20260608142221.952245-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> References: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The SDMMC2 controller supports SD cards, eMMC memories and SDIO devices. Signed-off-by: Dario Binacchi --- (no changes since v3) Changes in v3: - Add power-domains property. Suggested by Sashiko. arch/arm64/boot/dts/st/stm32mp251.dtsi | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp251.dtsi b/arch/arm64/boot/dts/s= t/stm32mp251.dtsi index b3416c928c08..cd85527ec450 100644 --- a/arch/arm64/boot/dts/st/stm32mp251.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp251.dtsi @@ -1668,6 +1668,22 @@ sdmmc1: mmc@48220000 { status =3D "disabled"; }; =20 + sdmmc2: mmc@48230000 { + compatible =3D "st,stm32mp25-sdmmc2", "arm,pl18x", "arm,primecell"; + arm,primecell-periphid =3D <0x00353180>; + reg =3D <0x48230000 0x400>, <0x44230800 0x8>; + interrupts =3D ; + clocks =3D <&rcc CK_KER_SDMMC2>; + clock-names =3D "apb_pclk"; + resets =3D <&rcc SDMMC2_R>; + cap-sd-highspeed; + cap-mmc-highspeed; + max-frequency =3D <120000000>; + access-controllers =3D <&rifsc 77>; + power-domains =3D <&CLUSTER_PD>; + status =3D "disabled"; + }; + ethernet1: ethernet@482c0000 { compatible =3D "st,stm32mp25-dwmac", "snps,dwmac-5.20"; reg =3D <0x482c0000 0x4000>; --=20 2.43.0 From nobody Wed Jun 10 16:02:09 2026 Received: from mail-ed1-f43.google.com (mail-ed1-f43.google.com [209.85.208.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EDCB63D891E for ; Mon, 8 Jun 2026 14:22:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928558; cv=none; b=AdIYe+RpvGtm2nORNqSWcsQk25t1VEXmg3+FEQV6tqhN3RKTb9e66sdcqRtQsYmEeGUARWEiE53K5IK0yW4WOeblytAY1dgLikcisRJe+wLj4PP6FhC+7TeWWLrPDeXMBBlgM1pbHcgqAod/TcQCBTqxoe0F5BMbSYPKqpkyRUY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928558; c=relaxed/simple; bh=u9m2WwsAUh5Coh/I3NjhlkfL1KrpsMcmoa+vDwMzK1s=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=YjD/nvP7kqmetG8zBHw5lzGnos4CGcgyW+9I5YS2ZUYb56M+xWSdIMgtRw39upfL9BYUa6tRWSrh3zd1+wviIfJPoQF3j/PGhMVCX7FRUPS5AGlIrDL+On7JcfAZxzvB6p3qqWWFiBDSqcWSOk+f979k3yHbbrPr3MGHdluJX8w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=A8F/G/v6; arc=none smtp.client-ip=209.85.208.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="A8F/G/v6" Received: by mail-ed1-f43.google.com with SMTP id 4fb4d7f45d1cf-68d23430690so8724623a12.3 for ; Mon, 08 Jun 2026 07:22:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780928555; x=1781533355; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=O50jeHT7n6IfAQOe8+U4Hub9w56VMIy6Werwz+99kvc=; b=A8F/G/v65Egz1Nx+ybnn9zbsRQAOcUtpAaiZGq5Ubzha4v70RUdVqH4Z25WWGibjSl oIZCs0tyU5Rdm0jwheHMaujKyBI6Ukc2NhowGxtM/rOI7czVvg+YG+p4nRnEBhYwI71k DGeBRgNLq+NN3X9LgdVXgf2LzrYniegnTFxJ0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780928555; x=1781533355; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=O50jeHT7n6IfAQOe8+U4Hub9w56VMIy6Werwz+99kvc=; b=T90O6V12JYzVfCYaLR1jwmc/bALNSX1kvDbbaNssSjI03410HSItA22UCNJ4dkGQ89 cVGX14hKxRTf8V1d6paS+q4CMjnm1Zx1z+97N2XAiX9+ioY0tgeJUSyEEuXVHVMMZQPk +s/BsQhsuzUXqsHjpcR90N8WP0pPbCs31DjbptYW+2rL2ZHEAV/wTT6gkDnZdkN+4GuE h1pI1gxn/OC9dltOa/yDcBx6pypfezXFiULycQ3j8XlC35aPeLGaCTjjHNVMiPrvmTJU bY2BTpeX46JmbXkFbOxneExyGkdaocwl/wZFPwtSVQLGTgajXTSVnhC5jvUBXNH/ljiZ fC1w== X-Gm-Message-State: AOJu0YwozUxDczA6vusenCLdD4p5cXKSQg5J2RA4A9cnctU8MDMyzpiC CQo6FgqtM40RHMqxb/+Tv3p2OXmTaunHO+CTd8PYovbYXOHHuu4eeOKOb682/kpYTiYabSiF2CI TJWbd X-Gm-Gg: Acq92OGI0RQwzAt3nv/gIGV2jv/7nzGQSdleFlCr5phmMYspOVEBNjfIkbIOozQsR0a 0VyPo0/UL4xOLJijNduEDBmopAV5pShvUCJD+Vkec3YrvsLK66pg/Rs6/e3lMOYqAxdL8KFpraP NDKoqgvmxt1Q7wwolo8Ge+GrGMexQ7aIQ9j40xhqRej7Eb5Q4cpplhGW/wwrRx6vxWXHtd64cw1 CdG0FRTmKSl5CCvGNfzqB0GMR/tbTiaUOlw8a9RBnWTlpPnn4TgFhRYm5p6H4O02cLkb/9ZEJ+R I3Kx6S+QIJP85f96/koNa/KXsPgJLERsC/0sDp/cDmL/ci0+/ExsEnkCnzeNI7PyMrP4epyE98V nzQlTi1UcSVDSCQSb1ltjxkhEjPGn/L6iluNJSHz29Eag29fnHbPM0DSCY047ew7SpUgsGIj8qv /tqMsvZ7StvKmumfHbFv0jh7nPKlcXZRUD/uW6FYT2yiu/V/fr3ysZxpNKXmuab1XQsG6aslpip LKhYB6CTp5TahDJtk//LsVoTReLm28MMZ47XkdT3Ru+pw++vKviI1R7DffJz5yMRPvPPg== X-Received: by 2002:a17:907:a44:b0:bd5:2c3c:616a with SMTP id a640c23a62f3a-bf3743e3051mr763130166b.37.1780928555274; Mon, 08 Jun 2026 07:22:35 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055307a35sm881847066b.52.2026.06.08.07.22.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:22:34 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v5 05/16] arm64: dts: st: add CAN1 support on stm32mp25 Date: Mon, 8 Jun 2026 16:20:22 +0200 Message-ID: <20260608142221.952245-6-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> References: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The controller is compliant with ISO 11898-1: 2015 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0. Signed-off-by: Dario Binacchi --- (no changes since v2) Changes in v2: - Add resets property to dts CAN node. Suggested by Sashiko. arch/arm64/boot/dts/st/stm32mp253.dtsi | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp253.dtsi b/arch/arm64/boot/dts/s= t/stm32mp253.dtsi index eeceb086252b..7e82f01fdc10 100644 --- a/arch/arm64/boot/dts/st/stm32mp253.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp253.dtsi @@ -43,6 +43,22 @@ &optee { }; =20 &rifsc { + m_can1: can@402d0000 { + compatible =3D "bosch,m_can"; + reg =3D <0x402d0000 0x400>, <0x40310000 0xd50>; + reg-names =3D "m_can", "message_ram"; + interrupts =3D , + ; + interrupt-names =3D "int0", "int1"; + clocks =3D <&rcc CK_BUS_FDCAN>, <&rcc CK_KER_FDCAN>; + clock-names =3D "hclk", "cclk"; + resets =3D <&rcc FDCAN_R>; + bosch,mram-cfg =3D <0x0 0 0 32 0 0 2 2>; + access-controllers =3D <&rifsc 56>; + power-domains =3D <&CLUSTER_PD>; + status =3D "disabled"; + }; + ethernet2: ethernet@482d0000 { compatible =3D "st,stm32mp25-dwmac", "snps,dwmac-5.20"; reg =3D <0x482d0000 0x4000>; --=20 2.43.0 From nobody Wed Jun 10 16:02:09 2026 Received: from mail-ed1-f51.google.com (mail-ed1-f51.google.com [209.85.208.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E4F343D9666 for ; Mon, 8 Jun 2026 14:22:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928560; cv=none; b=CjPzAU7sAYHHVII8cpMwDIEDQLrRJJ1PMqB9gVa2e+CFKRp8JoQoIj0wDkTQa83BV6UwNdV9uVR4u8c73xFEG1KUVU3sOI6KKFJX0bpulUc49gP61dT6PZVhRpQtOlA30e2I7auaBiIESgeGOuynmQy2mlhHLUnTmg2eE0R5DIw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928560; c=relaxed/simple; bh=97KY9yD7aJyeFaO9lx3/aKKgODbzwtq99a/1TuTW0pI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Vj87ilGJUCtBbYebvV8ZpLxZ76vvfWAtPovfZE4RckM882uW2PYO4NEwy58DKXknDSC8rQsH6fR3LI98OM525GSZI9A4yEAP8FbmlPRyo28NTXlzF56GXLlkiI+JKHAbdRp67umJLAbKzyziR1Ugy2fFnfXAd+4k41t7y9a+d9U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=hJCsHlGL; arc=none smtp.client-ip=209.85.208.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="hJCsHlGL" Received: by mail-ed1-f51.google.com with SMTP id 4fb4d7f45d1cf-69165354c87so2192387a12.3 for ; Mon, 08 Jun 2026 07:22:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780928557; x=1781533357; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=p6RQlMNeIE75J/aKW5bH4o7BGOBdS+5uo3qC0b6eFZs=; b=hJCsHlGLxme4EknY3VI4z5d9gZEvz8sDcY/HhaUVbzGLrudxUszFYo9UcEDk9RlnWL aBfyvnr4c2Y67so20Y5YMYAJlJEmB/BDCjzThus6Oin3Zsrn6OTdb5JfWRJw2dng37e1 B26k84+b5y5UP/i7Tjf46QoBO2pD2mMg0RPq0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780928557; x=1781533357; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=p6RQlMNeIE75J/aKW5bH4o7BGOBdS+5uo3qC0b6eFZs=; b=M+lUyO5xm2+Ig5gQsvg+Rhs6rYr4XuNUhwNXeycUqjwT4n24czHFUohOv1JLjpsiQl 0HpgLBmBwTxuhtIxciwy01eb+IGb17Jj8GDIHx8wlAiefhP/JygQjPewZ1z0uNOy72IQ 6IujxYozI2HshosP7tjIFJSHu+qs62Om/Fj8j/eK1KPbhTSrV2Mdx2hl1V1J86mzPysz EaC3CuDx60X5pMiIZzmZdjysuo2A6RC8lL5qPXOyWmHJbuIDKDA8a7ewiOYlNSDhAgLf c+IOIh3Esip373rQ/UpzOj75O7jkbbS/xSOKNSJmEiHzLfdbvOK+El1+1WP3aGYJ8ORV STxw== X-Gm-Message-State: AOJu0YxKPbMGMxNqAtCANcs9FsVIknTkRBUo3utW4GrSdP8WYLoisU7p gCjm3mutZjw7sNtIVChrhQaNADBhjknxV+lPeTlM/8Da80kHpTm43EbOx/c8yS6IdaSqQ6H8Wqw kL/LB X-Gm-Gg: Acq92OFBdE1F80w2Rgy70NtxX6pt5CzhRc5PAtIeHC5ZXwNe6kcHkb7T92utE9fXLbI tKM9gvveV/O1IpG5m5fGR5cgtabgpwzfWyP/ulhSgOsaY1TdVyLSKsiOg/nVHxYO2V3uJf0Pw7f h13MSARnJLbh2Nm2bOoHO9pev4oXuu+MfcWKI28ckMLzTI8U/piMvy+6/JQI3M7EL5lxqvjuADA fiZliB7FIK5UxuRJXu0olJsRpu6b6/pOF6aYEGeV41bkehHTilCMOAsuYVD1T37M/MNLp+J54XC qVYEgEnbGUGIVhtakQCqCD114gAOgX76QNXlIvfRn5gzFs4+v+DZf+VPe/IzgtYh+WjtQKMM0Ko g811TN8ZM42x2H3+u/b4uhgtJDevvTLtuBSovLn48y5rcqizaFMgt1x884fTp6t8M+PMxPrBYV3 JQ78t6imbAlnmP6QGnWrRjfVMnz+WyqKVH6vUlTmYmywwgOJXADwolQaZpeKd9zN7/DjnOvOPaB lrm9ufA2pXGhevm/e4wrx+jry0iiRa/84M3RwyhiKOxIwYcDEKGituFrBEEAXPxaTHXtw== X-Received: by 2002:a17:907:8693:b0:bed:5a4f:9fd9 with SMTP id a640c23a62f3a-bf370e6325cmr667273666b.6.1780928557174; Mon, 08 Jun 2026 07:22:37 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055307a35sm881847066b.52.2026.06.08.07.22.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:22:36 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v5 06/16] arm64: dts: st: add i2c1 pins for stm32mp25 Date: Mon, 8 Jun 2026 16:20:23 +0200 Message-ID: <20260608142221.952245-7-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> References: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the i2c1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index 456ece7f8ebc..db485b9ed904 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -203,6 +203,25 @@ pins { }; }; =20 + /omit-if-no-ref/ + i2c1_pins_a: i2c1-0 { + pins { + pinmux =3D , /* I2C1_SCL */ + ; /* I2C1_SDA */ + bias-disable; + drive-open-drain; + slew-rate =3D <0>; + }; + }; + + /omit-if-no-ref/ + i2c1_sleep_pins_a: i2c1-sleep-0 { + pins { + pinmux =3D , /* I2C1_SCL */ + ; /* I2C1_SDA */ + }; + }; + /omit-if-no-ref/ i2c2_pins_a: i2c2-0 { pins { --=20 2.43.0 From nobody Wed Jun 10 16:02:09 2026 Received: from mail-ej1-f49.google.com (mail-ej1-f49.google.com [209.85.218.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CE7733D9043 for ; Mon, 8 Jun 2026 14:22:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928562; cv=none; b=DWKVicYGlWOXLygeRcMMvPMZi3A3n9WzU/zbCbtfmlJc5OrXwlKfzuFIpB9lxnY8sxIizCKPDJcFJNbNpSrshL4uPcidmT2u63ABp5lNc2QkeXiblgcFgZ1gZ26NzXhJwdiVHN4IDSxi0jiIX4jee7DTM1jrwXAuW03+xb4qyqo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928562; c=relaxed/simple; bh=f5ODRYPzF2N2/bA4+U0BfoMUdwu1in1sTb+ewmlimQI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=QRwnUo5uZ/Y7x21tA8CBGGuzW0yms04TpfW8SlvgP04UG0tpWhgSxXBWvLd3q6G0N4PeAfV8soPEwZZolwom/SUT7D9EObWFI0pdX4m4ttjwWnmIkRjAmCwuZhb+sPzv30121lNCFVKE1XCOwr1kkDV/hYD722GPgg3FsvATmM0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=rvXgYZFN; arc=none smtp.client-ip=209.85.218.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="rvXgYZFN" Received: by mail-ej1-f49.google.com with SMTP id a640c23a62f3a-beb2a97cc9aso703446366b.2 for ; Mon, 08 Jun 2026 07:22:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780928559; x=1781533359; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=jlYmcGocUtKVOJ3lCSjwzgCdhzYGeg/sEXkvnvDcqs4=; b=rvXgYZFNcxNbYTcUf/RXDFggYWPTpV0OnVEJQyixl9XCUzwDP/Egq8lTI3DF9fnupa 5KKuK1FrcFyiUPJplBDFezvP0q4uTSEw4ao7b1TnWJK6dFE8xdrX+5WcvbN1qsQaxNdB X3aW/C4VuA//lMF5T02Wb7Jp6wDXXZyvPcdT4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780928559; x=1781533359; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=jlYmcGocUtKVOJ3lCSjwzgCdhzYGeg/sEXkvnvDcqs4=; b=UJubR+A07q3+Ll0COekOCjIM+SfrToShF54OkqaAg/9Uc26Y+qiH94Fvp7cYRIgR8G xBIgka0bMJ4VzMng/T/8DUcDoPb1uE1b/iOLXRi5fKXtIsR5OlWTpv0BoOMLg9pinG76 nGv0s7wRH5Sgy4wyxjWGMi+PRshbDKIMI3QIvvuMn13bDgRuPB7AlwtZI9lbt/EBZLB9 93gfTpJbkHwfaDdtSgmhKzHwAsRHjGBj2znBK1F9ZR/XahBUl1gWGzXUkgE76ehBl9Am qFfTUezwYbxihdNdnr4WGUy1FXTj2Woc3rKe6R6v+VvoIsOy9RY0r4R7Gm+AMTCVAmdL O++A== X-Gm-Message-State: AOJu0Yw7jBVXJKf2Cc+7ioDyan8IGwhQAtsfVjZrEgRJ2GhHSawP3TTt 3Nf7xmjLLOQU28+UrSc5BtBuJBKiN2J503IrAO8rv3ebuDrHoolttMdH4YYErfa8n5m7P9Yfxy1 LtlgC X-Gm-Gg: Acq92OHZBldWzdRM2ZL47PNsKYnDBNTCAiFlmB3HCYTy1QKSSjcZsWfBtIj6K3gcIhZ NjY1NsuzYRPpyNpLEutCP0Bg1tx0aO5LvoEGRWeqor8SZJXyiUmWzTezcznlKYhFd4fA0XK/AtI +8nwMVD6YLS4tr1ByOblWt3uBOsLEl/1f9uJy8lL1jsytcqvRIHjlCIeni7dRvEXmc1rWka35TF qgd/9r11pv5eDefUmU6mxhjyezEnGC94okHzLJUN4cspQkh4qmm/XOeLvjxnbiPINehehE9rRnC L2nuM9DlpmepBv8e+IoxUjf3ddlC2fIMrjRO2nFnExR2Zv8BTnZAOy0Ws53ZZg7cZ3pd2/w6oZ7 +EKdzOQ0KnvEVrHwawUoyQMA8P/xzPvCi2i1tKDxzO1+ZU0wpix3Y/wRNbG/mdaqR6LUYVC9Am8 Ya/pnzBb8rVUKW5rbIqHl0WVF5OgQhQ+AAbhLBXCrfw7Ev7pGpC3a5zf/vvXo+Upct5p40EPD1n z7kgGeTRGYEvHFCgN8GBDyPLw42Mebr+hPp2ixvVIPuQjS+L4Q55CKK/i0= X-Received: by 2002:a17:907:9812:b0:beb:2665:f37c with SMTP id a640c23a62f3a-bf372f20f8bmr632395866b.46.1780928559123; Mon, 08 Jun 2026 07:22:39 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055307a35sm881847066b.52.2026.06.08.07.22.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:22:38 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v5 07/16] arm64: dts: st: add ltdc pins for stm32mp25 Date: Mon, 8 Jun 2026 16:20:24 +0200 Message-ID: <20260608142221.952245-8-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> References: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the LTDC pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- Changes in v5: - Increase slew-rate to <1> to support the 27 MHz pixel clock and prevent timing violations. Suggested by Sashiko arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 71 +++++++++++++++++++ 1 file changed, 71 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index db485b9ed904..50f454630cf2 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -260,6 +260,77 @@ pins { }; }; =20 + /omit-if-no-ref/ + ltdc_pins_a: ltdc-0 { + pins { + pinmux =3D , /* LCD_CLK */ + , /* LCD_HSYNC */ + , /* LCD_VSYNC */ + , /* LCD_DE */ + , /* LCD_R0 */ + , /* LCD_R1 */ + , /* LCD_R2 */ + , /* LCD_R3 */ + , /* LCD_R4 */ + , /* LCD_R5 */ + , /* LCD_R6 */ + , /* LCD_R7 */ + , /* LCD_G0 */ + , /* LCD_G1 */ + , /* LCD_G2 */ + , /* LCD_G3 */ + , /* LCD_G4 */ + , /* LCD_G5 */ + , /* LCD_G6 */ + , /* LCD_G7 */ + , /* LCD_B0 */ + , /* LCD_B1 */ + , /* LCD_B2 */ + , /* LCD_B3 */ + , /* LCD_B4 */ + , /* LCD_B5 */ + , /* LCD_B6 */ + ; /* LCD_B7 */ + bias-disable; + drive-push-pull; + slew-rate =3D <1>; + }; + }; + + /omit-if-no-ref/ + ltdc_sleep_pins_a: ltdc-sleep-0 { + pins { + pinmux =3D , /* LCD_CLK */ + , /* LCD_HSYNC */ + , /* LCD_VSYNC */ + , /* LCD_DE */ + , /* LCD_R0 */ + , /* LCD_R1 */ + , /* LCD_R2 */ + , /* LCD_R3 */ + , /* LCD_R4 */ + , /* LCD_R5 */ + , /* LCD_R6 */ + , /* LCD_R7 */ + , /* LCD_G0 */ + , /* LCD_G1 */ + , /* LCD_G2 */ + , /* LCD_G3 */ + , /* LCD_G4 */ + , /* LCD_G5 */ + , /* LCD_G6 */ + , /* LCD_G7 */ + , /* LCD_B0 */ + , /* LCD_B1 */ + , /* LCD_B2 */ + , /* LCD_B3 */ + , /* LCD_B4 */ + , /* LCD_B5 */ + , /* LCD_B6 */ + ; /* LCD_B7 */ + }; + }; + /omit-if-no-ref/ ospi_port1_clk_pins_a: ospi-port1-clk-0 { pins { --=20 2.43.0 From nobody Wed Jun 10 16:02:09 2026 Received: from mail-ej1-f44.google.com (mail-ej1-f44.google.com [209.85.218.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B82003DB64E for ; Mon, 8 Jun 2026 14:22:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928565; cv=none; b=IlF8/s7BP92FeESQKq5JSGBOQ9QgfXVMWpxwPDv8LLb/Zqxisb4IWr0zU/6+jRkZoP8L9eRrCH25z4eoYU6QjSUCGE55SmZ1ur5d/gnnROnhjcyfmEb8Kg4PSf4Pe5HFp7GIVXejXPuov/R+ZmhgLulzn9X+Z2oyav9Y/5HACH8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928565; c=relaxed/simple; bh=H2YwgLpeEoUgwkXMc0nAyFKniAzF3scYINRPengKJHA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=GRa8IBIyWjOnV3moslZ4VhiZYiZxtJoV0mJiH7bYR72BtbXSN6wnCDzPti6uowNrbC+2CWLOt14ddkeyWJJ26XzOcUDp/j+S7XjRwPsa7zFnQ17tGqCVPm1SAg+LwtQpyeFpWXso3BHE/MiX6eowJyQ2XLEVH8+1T1ns+BVRapc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=qE/zaBuj; arc=none smtp.client-ip=209.85.218.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="qE/zaBuj" Received: by mail-ej1-f44.google.com with SMTP id a640c23a62f3a-bdb3fd39045so587159466b.3 for ; Mon, 08 Jun 2026 07:22:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780928561; x=1781533361; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Mf08+e18iQyaBCmXia6is7dzqtiU26q8LvKBSudwg7A=; b=qE/zaBujKoKIBOqisPEPQbmX2lLoQhz5K3B/rM3Vi/0YkO6WL3ehFBwSAQxDd1HtWJ ue71pZdq7NWOdgDoHzMvt1g7uTPC4UJOfxJ7BlgfgUu2xpwGVf4fRT/xW6cs1vIQaBBY lO+eXmKsqOoa+2CmkBQ9RIDXxALQvRftmT7sU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780928561; x=1781533361; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Mf08+e18iQyaBCmXia6is7dzqtiU26q8LvKBSudwg7A=; b=AR2REpJdNLzXQvhR2gxkyLhjFoGmp34gk7mNNMLio/yZ3iQa0FO8LYI57ZFpWmm1ZI GKT5++1nC6LBABPoNKFwiK3tAw1bxy7L3MDlhe+Y5VjM3SWO3+HHtrLZyPMwVwOteGId 7WcmPI9vv2FYadKgcyht5LGQV3V2HLVVViclYh0dW6g0jiFFJ0DYe2VxYtA2ctsvmzaW OKWVZVdnr+7RUAWV9oOkShv0kzJgI9QjKAyhyEmwhAVf2jVWOuKB48eN474/Otl9ugq6 4J/89XEPCDSE23/29dpYYQIgZb3+dKhFn1eFHV2wAE1HndW59DSVSV4xfBT+Z7s7uehI DuYA== X-Gm-Message-State: AOJu0YwWbchxRkf+KirGoBkL5Lhlsv7NlK4MxGgEQOc5xQouJFuEwgfV 0syDbjWHco4aybqXeAiTAG9D7+m+r5KKPCH72mq5H/ULFbsWZgjSoFD9O1wzcuKA9qc0CVAOZR2 KlTM0 X-Gm-Gg: Acq92OFW92/HKC0iOnAWaVte+NpQXbPqkUhnItTjr1HXW3dLj+xkpQ5LRe4ynoK+fCO 580GHskGOEL3IHDxEP8B3K0Wuco56u0X5KPWuMod7bziyIkJZpaH0MPpqt+v64TzxuYOtsbgtWd BT0tkY5aaXOq8HWeLsy2Cjch5uUzfTYc5EISHY+Ypi8h2d9cWfYlkm3T+bdR+GeqAB9Sirn5QX0 pXhxNUDRVd9QxNZAcrQQIfBClkHtI4dTKMfeLK34puxwQr/5O8LKTkft5PkHkJtBJGuEpCckoAz bXtWuauh1+/TVnepgNV1cveLL3Myl+d5h38yORRVasnEHEAeceRrhhojL8XjBcDOys0je1Yt6B9 l4NZahZrhHJeiw+eig438DiKAVO5SBHllu/tX0r8ehyHHYn2l53yJc2V02TdtuH1vndMnNtIMPn Te0YBqqhP46X6Hn/oP90YkHNu6GxmdvnTAa5SxQRJEI6P3abcYJ0Q/3nVyJ0WVtSjwPCU20dwFZ WjCF2PQZl9N0YgM3VMLvsLnB6s+fADYhSuoaODQckuqRT/xnQVd6oFocto= X-Received: by 2002:a17:907:9483:b0:beb:f459:718d with SMTP id a640c23a62f3a-bf3729338e1mr767674666b.34.1780928561050; Mon, 08 Jun 2026 07:22:41 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055307a35sm881847066b.52.2026.06.08.07.22.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:22:40 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v5 08/16] arm64: dts: st: add can1 pins for stm32mp25 Date: Mon, 8 Jun 2026 16:20:25 +0200 Message-ID: <20260608142221.952245-9-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> References: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the can1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 22 +++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index 50f454630cf2..6482dd47e977 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -331,6 +331,28 @@ pins { }; }; =20 + /omit-if-no-ref/ + m_can1_pins_a: m-can1-0 { + pins1 { + pinmux =3D ; /* CAN1_TX */ + slew-rate =3D <1>; + drive-push-pull; + bias-disable; + }; + pins2 { + pinmux =3D ; /* CAN1_RX */ + bias-disable; + }; + }; + + /omit-if-no-ref/ + m_can1_sleep_pins_a: m-can1-sleep-0 { + pins { + pinmux =3D , /* CAN1_TX */ + ; /* CAN1_RX */ + }; + }; + /omit-if-no-ref/ ospi_port1_clk_pins_a: ospi-port1-clk-0 { pins { --=20 2.43.0 From nobody Wed Jun 10 16:02:09 2026 Received: from mail-ed1-f54.google.com (mail-ed1-f54.google.com [209.85.208.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B419D3DC4AB for ; Mon, 8 Jun 2026 14:22:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928566; cv=none; b=bvkoRCi2gQuaKgUBp1/v7PgLYYYGeSFuduT3wJKpAMUEuc5rXQRCWuAZtSUz8x25t/M15CdGnbGhYpDChLkF9oFKslLqULsDvnhpWuJg4aRkRh8IbtI8Egiab9fERjcgSs8dRshREOsOqZYg3wewj0QYxQmFwI+KqbbEEf+cgG0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928566; c=relaxed/simple; bh=QGlJqg03ZdMuDaIsMrA23hhc5s89rjWq4ym3XRlGfDY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=cF9tsWoZ4ju9Z+PvgAGSwZ+K2/s7odsow12d3KqvwMTDaVBi+TrqHKQh3uqX4LsTLqFUhDVDelheW7jLv8JeTPZYWRoIstVPZ+fPXAWZMu+YZLvKg+XOkN2/r7/fHg8MVJKC+GZNqhgDx2LiDCiXkUN3/UA7EIU39GiVoxFIwcQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=Sa1F6z7S; arc=none smtp.client-ip=209.85.208.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="Sa1F6z7S" Received: by mail-ed1-f54.google.com with SMTP id 4fb4d7f45d1cf-69155ca09d8so2522010a12.3 for ; Mon, 08 Jun 2026 07:22:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780928563; x=1781533363; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Y9eicy7qFkVmMZW611/qMDh6GaEBG59Bdrl7IT5yIvE=; b=Sa1F6z7S4tt6gbh4q9RhfgGfPI/Rl3QpEKnzX4teZJI11vDBxp70XbmLWkO8Xiv7gJ b4wi/LjLrFQSvlWz4xEfz+tGIm3kDK8DIhrqwSLQMp1duL2d5E562odozHaYrlDgjbtB qA+T79X+NE5iqcEi2wJvSiNk4kStTpTSXgeqM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780928563; x=1781533363; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Y9eicy7qFkVmMZW611/qMDh6GaEBG59Bdrl7IT5yIvE=; b=biFry2AfEh3l5dyqxP4VApTmW0Ol0kUQM/5FqQCF4igrhkPYHhxBIZ7h5dCeJ9vM7i Tf4jw/m+LPh6h2GjW8pKcdx2iTr7RDBjXHhZk2ZVifbnWyvI7T1nFJ8dmRKCjMtCgZpq Pl1upa8OnW2Sion7rUL21AY1RbiwSBWjVcxkvtOLSth2hVsqDHWNuA9SnlUQtUnB9ClK GSJ6D2dxJdb9J0lsc5ju2C0bR/1ZEFjYfIQ92TkXanTzWeJMryqL0X7W+0Xft2KZdX7I hZk1DY4ccR815yjlfOwC4xuKNLqHzv/lM9ydTERZk1jrFH+N5mnnAnaJRhAvqq3vqq6P fEPw== X-Gm-Message-State: AOJu0YxUytHNYrnd+sEclIGgDte2f6r/bRffUdjhlT/xlTVLrcsh9puW RiznwCpIp20yryH4AJ3B45oEGg6EC3A+gmoI2kS2tubgXYrVTcyvpMlIKzRBIsiSVr8fhGzhXQ8 pcPt2 X-Gm-Gg: Acq92OGb3foYX9ZTo2uirKwH41rNogwMuIWPBrko1e0Vj3lHqB9Als/cikUWMVR/0Lz viaKRCldYQaSkiS5l/GJzBECNMMFtXc2D3K72qEnOScdDWb2HiwsPAhcCra/xgkpHM1kQ5JfB30 ynK/qP7KUitf0WdKZ8rpZ39PEfQ25kglw89g11YxMazdif9IlTdG3DjRWGE7dHukxStxRaBGjpo keRX9YsdIohT+lybasd7xVLFLD2//LUb2hvWdpgPPAMu06lTL71sxatK1uSxQZaOo24yfudW23v x5vzFmdnUov++6Boz/YMD0nfoxZmrVTh0gEVIMjO1ti1nSbCKto2celjt2gcqIHf+6EYB5Vwihf /ZMS6LLK6rrysOCrYA6a+UcajV+7fPWOR5RcTXI1Gf6ko7IgxCTu8oLwtXz6Sc5evLYcBl2r0KR THHhnwpgRwKdIzJPzdtOoaYXUS1KHh3EjFNoFO08zfSHzc0nuSC5igDVwE3khUZbvCPmu4Jddyc SyziGPp5ow1YD9wxELmECpPJkX3xx7n27SZRfs+bmau0jONZJcNt7mfJ3kV+cGAeooRMg== X-Received: by 2002:a17:907:6d0d:b0:baa:1d9:66ff with SMTP id a640c23a62f3a-bf370a681e8mr754666366b.20.1780928563028; Mon, 08 Jun 2026 07:22:43 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055307a35sm881847066b.52.2026.06.08.07.22.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:22:42 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v5 09/16] arm64: dts: st: add pwm2/pwm4 pins for stm32mp25 Date: Mon, 8 Jun 2026 16:20:26 +0200 Message-ID: <20260608142221.952245-10-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> References: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the pwm2 and pwm4 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 34 +++++++++++++++++++ 1 file changed, 34 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index 6482dd47e977..695c9d771853 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -433,6 +433,23 @@ pins { }; }; =20 + /omit-if-no-ref/ + pwm2_pins_a: pwm2-0 { + pins { + pinmux =3D ; /* TIM2_CH1 */ + bias-pull-down; + drive-push-pull; + slew-rate =3D <0>; + }; + }; + + /omit-if-no-ref/ + pwm2_sleep_pins_a: pwm2-sleep-0 { + pins { + pinmux =3D ; /* TIM2_CH1 */ + }; + }; + /omit-if-no-ref/ pwm3_pins_a: pwm3-0 { pins { @@ -450,6 +467,23 @@ pins { }; }; =20 + /omit-if-no-ref/ + pwm4_pins_a: pwm4-0 { + pins { + pinmux =3D ; /* TIM4_CH1 */ + bias-pull-down; + drive-push-pull; + slew-rate =3D <0>; + }; + }; + + /omit-if-no-ref/ + pwm4_sleep_pins_a: pwm4-sleep-0 { + pins { + pinmux =3D ; /* TIM4_CH1 */ + }; + }; + /omit-if-no-ref/ pwm8_pins_a: pwm8-0 { pins { --=20 2.43.0 From nobody Wed Jun 10 16:02:09 2026 Received: from mail-ej1-f49.google.com (mail-ej1-f49.google.com [209.85.218.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 681A43DCDAC for ; Mon, 8 Jun 2026 14:22:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928568; cv=none; b=L8HWsqTe1/AtydRuVKO8wvavxYSAnhlTIgSxDf1m24NMYgYFsHjPlwLnekyNZYAUf4NHQz4KM6fKgAjLWP51RhU5qstqvjfDkPrXxEMIsXY4O8Tk8ZV3YswFOO6GFo98x9/W2XappJe1cEr+n5IFlbdiK2p8JvDDmGNfmcXCe0k= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928568; c=relaxed/simple; bh=r/kQB8sryRY+hQAergbcUOGcrEeQF5gaq/+Enmzt9ng=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=k7zhUwtGMm9nRaCYTkHI82bOZ5rBWSR2ckC45tYUn6J9NL44ONsZ/yjodauDX5mdQU/GZlwO0LBFSFmRrQ3VHWSXCf9OYBLWucja4TxtcqMbI/I4O4+9ltJzv5b3Zj/OKgHJmAgvsc9VscL1oVGoqqjmBs8/bHRfVGYLGcde7os= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=WCVtvQ1q; arc=none smtp.client-ip=209.85.218.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="WCVtvQ1q" Received: by mail-ej1-f49.google.com with SMTP id a640c23a62f3a-bf1141c26ecso552176866b.0 for ; Mon, 08 Jun 2026 07:22:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780928565; x=1781533365; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=T9Lo43FKv0UzNv+DqheKNJ0v2vJAyWuHFwECjygzQOw=; b=WCVtvQ1qX5glrqgcP018iik4TApPi6yp9WxcI02mleqzyndqJHEtwEuxEJnKIAmawg Sgu8pPyXHP37moHp2SEnPc2gckHXJNeGSS8WMjuJJdEMdQH6N0Tig6K00Jxv7SRpjdXc VZOU/hq+FF6bbGC54yLShRx0k2XE7Ibzw4vqQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780928565; x=1781533365; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=T9Lo43FKv0UzNv+DqheKNJ0v2vJAyWuHFwECjygzQOw=; b=tP0Z+gJ4SAWbJam5Tg1JBV4z3vltozzQevk11cYuYtAZwQXsyO9f2eMKJDvQ8KOQof iQNQvq3ni25AeYTyUJobMMQXd50LTEVjBXfqo7afM7ngCqyCXk5rGpQRgt8iu6oF6oZ9 9eBnkyhofCbuVXGgCxYxHRXf3L1tk9Dh5mmZIPXvTJQK8c9Pvkr62hHAjNEjgN2RNeeK hTamvBnWwuF8CY3Rc96AWvvdcOAhFwFRp09nGjjZyvOlJvcea76vc2mbx+HHjO6DRqTE IMFEwp/O0AJg3GMbWWy5jflEBddD18uVUIpNTCgXf93cDOcOjx4JqgXDZ1Qjlwx7wAY5 0e1w== X-Gm-Message-State: AOJu0YzRRcMmmShbHPpjxjvMm+bJ+wOLUUf54mnW9oroLc1w9GBEp0Bf Tg9vfFwE8aVU6QzO95WtwBT58o8erDoD1GuHxJ7L9cHoS3BWupFi+VftdgnyqMCZwrruUzu5CQ+ IxNI5 X-Gm-Gg: Acq92OGeJSO3pwx+Y4UNcZS8jtDM9PuynyyzZ6+mPWMgbjdAOG+JRD49d0+Gg3PT4S4 Kh35bOBohUHCUAvf88D1EKAaHHgYZSlKaeFtv8gNHyztNelJrLwwAQeVws8uObGtdsA7iSmAbcw 8v1bNUZsABdYLYTuHMkp7jEaZ9i7jdWoA45wigq/1AdMDP8+QUcUUWqSgF9r7OK+lHTuaxq9jxt 22DJj8IaQaFaiOnb7j6SgEmIelZ66RfS4KUBGyc4tl24EHG99FhuB0lqi9qQ/k5izcDja1HEhMT Cr0ZjLl12iXsnQUJa+sYp0yi81jdhEisEN9ZyIvgbxvv+LWV4h2qcOjCNnMPTQ6vC4txubAqthx C/vtrremFxu4Q/0t2R1CjRYJTp9tdshMhesCUsj2O0DqFOv3N6Qj/h0pXfUfYazuLqSdhkmELR5 MwFhmM58eWCo8sAu+9m7sslTUBqc0CWbxpLqV9piNTuE8HZXFRIRm8zYbzI5fihxYsypExz7lAX PrYKJpq8FmNLbG2kJ0WegzR6enRVSWGsEWQ+WnH79CPGHwiPfDE3y4IOhQ= X-Received: by 2002:a17:907:3fa8:b0:beb:3783:ac7f with SMTP id a640c23a62f3a-bf373fece0dmr837923166b.46.1780928564745; Mon, 08 Jun 2026 07:22:44 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055307a35sm881847066b.52.2026.06.08.07.22.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:22:44 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v5 10/16] arm64: dts: st: add sai1 pins for stm32mp25 Date: Mon, 8 Jun 2026 16:20:27 +0200 Message-ID: <20260608142221.952245-11-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> References: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the sai1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 45 +++++++++++++++++++ 1 file changed, 45 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index 695c9d771853..002fbc724b9d 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -520,6 +520,51 @@ pins { }; }; =20 + /omit-if-no-ref/ + sai1a_pins_a: sai1a-0 { + pins1 { + pinmux =3D , /* SAI1_SD_A */ + , /* SAI1_FS_A */ + ; /* SAI1_SCK_A */ + bias-disable; + drive-push-pull; + slew-rate =3D <1>; + }; + pins2 { + pinmux =3D ; /* SAI1_MCLK_A */ + bias-disable; + drive-push-pull; + slew-rate =3D <2>; + }; + }; + + /omit-if-no-ref/ + sai1a_sleep_pins_a: sai1a-sleep-0 { + pins { + pinmux =3D , /* SAI1_SD_A */ + , /* SAI1_FS_A */ + , /* SAI1_SCK_A */ + ; /* SAI1_MCLK_A */ + }; + }; + + /omit-if-no-ref/ + sai1b_pins_a: sai1b-0 { + pins { + pinmux =3D ; /* SAI1_SD_B */ + bias-disable; + drive-push-pull; + slew-rate =3D <0>; + }; + }; + + /omit-if-no-ref/ + sai1b_sleep_pins_a: sai1b-sleep-0 { + pins { + pinmux =3D ; /* SAI1_SD_B */ + }; + }; + /omit-if-no-ref/ sdmmc1_b4_pins_a: sdmmc1-b4-0 { pins1 { --=20 2.43.0 From nobody Wed Jun 10 16:02:09 2026 Received: from mail-ej1-f41.google.com (mail-ej1-f41.google.com [209.85.218.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 42EA03DD537 for ; Mon, 8 Jun 2026 14:22:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928569; cv=none; b=LMAVgj3zvZcLXm9Y9cVD3RTazYhRjWz+cnvu9ONPjZAhcPZd1iAD8vH2FfjVyQWfKdausKvpKvsN/heYhixmeSTEG+pzInKXkQkxW7KbEarykLy4ANMXzsJV1ShpmXOpLGejwzVXDXf4vpflk9VDnqyRE6oOWnof3kH4JZuRT84= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928569; c=relaxed/simple; bh=AZ09XEpPFDwP1Z7fM7nTX74RMhemy9JWX7RWEHgEg0Q=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=g1L/EaS4kDTktimPIu2t0HnEJpYherRneOi3sHL07PxWbITKt9XMcNMhqixgpL/Gy0XwZPyMFl25zO/xitnfX498Nb44qjbLmzcQxXiKsf+CUHJilptUXYzgncsNRAgV5761KeqlQyEqDhIZO705riaEen9OS2skPkHVd2NUnmE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=ZnumCsdq; arc=none smtp.client-ip=209.85.218.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="ZnumCsdq" Received: by mail-ej1-f41.google.com with SMTP id a640c23a62f3a-bec423a5265so698642066b.1 for ; Mon, 08 Jun 2026 07:22:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780928567; x=1781533367; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=hXhCAfGf0Dhrwl1fYtWsjCC+QRGfLFtW6oj0NY7CcVg=; b=ZnumCsdqteVtY+1n/q3+SOMf/LGIcrDWMoE82YPiVt31XdSpoJDMJ/UFmbZ4xLLn82 kqNL/vPaZp0LVDCMy6OJ73zcjUNLpA2nFo9nyIK8eUffwG0qgDNe9J3Y/7bsyYn62iiC tZ75JCpUsOp84FvKtEDKEYZZrSwINAtA1Qs8Y= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780928567; x=1781533367; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=hXhCAfGf0Dhrwl1fYtWsjCC+QRGfLFtW6oj0NY7CcVg=; b=Q+4AmZqzuRI7v4h/34y5TsFY9/ASVqo1fZEugaMcbiX/yQSwYA14zNLu2IS61Kakt/ pJWQ8sFaAdsJwLehCdDNOrKp7zGFp2C/wHSDoiwRv0TtBVJ5Oa9CLZjTkWzTUUpyUJGh dHpzGK8xXfkjJzrAqei7hkUi8ooT/2MA6QS/Tc4rlrrddVC0eN6jOAj1G5zaM+7KyzAh uw0aFJXYgjOszYw1qmYBH6DHv56gaZS/T4N/rhqPJS5fy8uxzr5H9zSqjvSKpBFQmTlX qvnM6uXU2hNe3kgNIXVCDcY4n93yQ5y/tn9+vtVDKOQlZEs5WHPlG+/S/lO3K9UCXfce 5dIw== X-Gm-Message-State: AOJu0YwSpMrJHGxvrCcgLEs6BCzTE8cJJcIAC3K7qMEmV2BReSyOxr8w YmAOnrsEPKqWPb26BHskJ0zY/AM4rpiZR9M9aId/ypma7+4k+lVz7urEWEf1WKaSTfD2La8DzSD d/krX X-Gm-Gg: Acq92OEn2nxxU/5HJueinQsKmM1yJVnm+RaYr7mIk7j2JsibjvINReRiMPKvIAu3TLc og6237EeUpEbktJPFWX2e6CUb0epX7EK7AmTbw9JLaHP18K4rWvC0rs1O+O9em2nnXvk+jdqNIq gGZ98ABqTFlhkB1n3nx5Ukaeer3IlwfBzJkuQGL6O3l+o1Ex/ZbxVGZftsefNud5xw3lkmfqSVa Nzj6/tpykTkWQc4vDw6Ye4Z9boiTy0MBM1p2ff0KvAoMbXuztlik88C3HGt4FLU2+/+AzSvofbp i8Nvy9ec9EPOgyiGTfRRuvgYyEykGUxKOe+p0Oqe//OdhZ5a1JbnFsdExPek6pRAJWIaUBN/GFV lpCVMfRwdWK2iC8Ga0ly1cQVeEpTeozkVRngYZ/qol4/h84AQZCIabIlWaTNZAULjze4zcvHUQp JWqe4QcNzftpIsYEqIrq0AyY5FyDtqsglmLb6cg9UFddecN8WXCR6toYtV1NbE6FDiH72qlvHT+ OKIQAs0F5Oz85JdeEEUS8hMNyG4+bSgBRBRzxJe396Uuhv2oNKZNMel6K8= X-Received: by 2002:a17:907:944e:b0:bed:a213:a89b with SMTP id a640c23a62f3a-bf372c31d24mr774338266b.37.1780928566673; Mon, 08 Jun 2026 07:22:46 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055307a35sm881847066b.52.2026.06.08.07.22.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:22:46 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v5 11/16] arm64: dts: st: add sdmmc2 pins for stm32mp25 Date: Mon, 8 Jun 2026 16:20:28 +0200 Message-ID: <20260608142221.952245-12-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> References: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the sdmmc2 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- Changes in v5: - Change SDMMC2_CK pin bias from pull-up to bias-disable to avoid signal integrity issues on the clock line. Suggested by Sashiko arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 80 +++++++++++++++++++ 1 file changed, 80 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index 002fbc724b9d..c816a6aece47 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -622,6 +622,86 @@ pins { }; }; =20 + /omit-if-no-ref/ + sdmmc2_b4_pins_a: sdmmc2-b4-0 { + pins1 { + pinmux =3D , /* SDMMC2_D0 */ + , /* SDMMC2_D1 */ + , /* SDMMC2_D2 */ + , /* SDMMC2_D3 */ + ; /* SDMMC2_CMD */ + slew-rate =3D <1>; + drive-push-pull; + bias-pull-up; + }; + pins2 { + pinmux =3D ; /* SDMMC2_CK */ + slew-rate =3D <2>; + drive-push-pull; + bias-disable; + }; + }; + + /omit-if-no-ref/ + sdmmc2_b4_od_pins_a: sdmmc2-b4-od-0 { + pins1 { + pinmux =3D , /* SDMMC2_D0 */ + , /* SDMMC2_D1 */ + , /* SDMMC2_D2 */ + ; /* SDMMC2_D3 */ + slew-rate =3D <1>; + drive-push-pull; + bias-pull-up; + }; + pins2 { + pinmux =3D ; /* SDMMC2_CK */ + slew-rate =3D <2>; + drive-push-pull; + bias-disable; + }; + pins3 { + pinmux =3D ; /* SDMMC2_CMD */ + slew-rate =3D <1>; + drive-open-drain; + bias-pull-up; + }; + }; + + /omit-if-no-ref/ + sdmmc2_b4_sleep_pins_a: sdmmc2-b4-sleep-0 { + pins { + pinmux =3D , /* SDMMC2_D0 */ + , /* SDMMC2_D1 */ + , /* SDMMC2_D2 */ + , /* SDMMC2_D3 */ + , /* SDMMC2_CK */ + ; /* SDMMC2_CMD */ + }; + }; + + /omit-if-no-ref/ + sdmmc2_d47_pins_a: sdmmc2-d47-0 { + pins { + pinmux =3D , /* SDMMC2_D4 */ + , /* SDMMC2_D5 */ + , /* SDMMC2_D6 */ + ; /* SDMMC2_D7 */ + slew-rate =3D <1>; + drive-push-pull; + bias-pull-up; + }; + }; + + /omit-if-no-ref/ + sdmmc2_d47_sleep_pins_a: sdmmc2-d47-sleep-0 { + pins { + pinmux =3D , /* SDMMC2_D4 */ + , /* SDMMC2_D5 */ + , /* SDMMC2_D6 */ + ; /* SDMMC2_D7 */ + }; + }; + /omit-if-no-ref/ spi3_pins_a: spi3-0 { pins1 { --=20 2.43.0 From nobody Wed Jun 10 16:02:09 2026 Received: from mail-ej1-f50.google.com (mail-ej1-f50.google.com [209.85.218.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0FFD33DDDC1 for ; Mon, 8 Jun 2026 14:22:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928572; cv=none; b=p8HcoyCSt34TUX2swnU2dBfeex+Ep5S4Lu4urVhhFPKLCvfJIaIs6yI0yP4l/o0InKHn+D6KDVaDagZvB+4V6sakvuTmZ7H3ybaYcIH/D3+JNEWLButsyA0cAqZhzK583GzmIFiMT2JWdxRfYd8RQGAhtTHjiswYHhfZy/bBJNo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928572; c=relaxed/simple; bh=NXfXIGVIGeCVikB9TgfoNEer690zMfYo8lkyy6VHVv4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=uF07Gmj4cxT/eFVEUdqtAT/3D4gGETbPUVBcE4T7kT+demMRCSTUNcmBDcgz+++SWTLZ1FKp+cOKOkJP/S0RvgKOB/Ae0MQ7CabLXQe+PuAlRgxe7OiI28zjFiBGyDaHuwtlDKbP/WHaFhrWE4kmW0uhwhh7jQ6Cpfmtd7F2+5U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=VS/cf+48; arc=none smtp.client-ip=209.85.218.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="VS/cf+48" Received: by mail-ej1-f50.google.com with SMTP id a640c23a62f3a-bec450b950dso613634166b.2 for ; Mon, 08 Jun 2026 07:22:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780928569; x=1781533369; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Q8e2F85Jk42cknJBTKAisusI5iJFywDQWX2RRkkLus4=; b=VS/cf+48HMCRPUMYBLXXboYILG0tapL6yiQygYFWzwWxDZ5sgcocwlLw/ax5WjPFq1 H+fSq1rPrjKiiI9Zc5wO+V+MvYl8wpP53AiO7Hw7HIm7mKAsTytgmDWZbomKZ+eCpJS9 nVlcUQ3Hp7FHz0SknySqgPPqC8+QC2YO/e3zY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780928569; x=1781533369; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Q8e2F85Jk42cknJBTKAisusI5iJFywDQWX2RRkkLus4=; b=cai476/D6cjbDIlMMsRCxlp4HO9s6gXT+IcpMKZcIeEmMZV4hnGLgv9jmqyDC8JaNf ofWctm3RsHHknGerS+FQhZIM8jAtekx4MAPjOl1zvhsF9bDPb0XnEX+TMlqgUT/45CoL SVgeb5xwC1xi72ZWJI9K1rGxfvHH8DczPzqlhuHgpG/lzpzNzaiHPP5CONkLFPApBhk3 xq4R0E+Ro4DeE/sDpQEIAVrP4AYSWLH2doVHPZRki+VdZVITNzNnMHl3+VmS/fUyax7S 0hTEI7FJU0wcWZ/B2rhGWgp2XEo89Cu5n+yPWzknZWAOdZ6ZegjYmOQdS/jFaXzpQzs6 9JMA== X-Gm-Message-State: AOJu0YwKFfKpueO8Fbe17cDjCGxS023egdshsgTm/2UtxdwI+IHxWiDV t4DS4on7GwzmIe2/D1PkWxxweUaMtaEhCBzD74ASEhe+ixzLOV8s4GM1kRZ7Y8MeYbThOSUVcXX otsQN X-Gm-Gg: Acq92OG/9ut0BOzXBd6H6JqIeIjlgI3qW92m5oaIbs4NdMY078owR01ERA/crubfsGC u1wdCm25OuGlI1p1hpkcS9BfoT2zHdREo3z7ZP0UCqx5b7sJivIkv+wlPYimlQ3I12hxfWkxElU yo2rRrskm5r2ZdH0EbdVAhf3pnNxo4VJLFs4/Q0aRLoJIe7Vex3jD84uqaEKqw3fPKfrk2jrsLl rOXeDUUJZN7wH6NzNcDyVnU3W2ufuLREn1bzrlDnRQJt1sWnYgq7DoS28oz6xjWZqj0lug+pOB/ VQOCq/hYFqiijAZuvDhF4PZ4yqTHSbqdjavvhF0TBKRg7xotYp4fQkqLuL7jqnK3vb+h2SChk1s WgkEBYX58obj0W32pZ8QODjs7PMwtPV3CQ4SSzIH6f1yAWpxgoAJ2d1AvNSvUZFEP9oA+i0xRS/ 0LOWiQOOpnVsNtMLqpY2OaVLwPHhsioLvaR5eyFWj6nBeCznaI4vWDvdcJBhYdqkuvkyMftPew4 LGZCN0n3LZt7aSPaEKzeS74VrLx5C+25WXICJOqWV2NeRn6zQcWBG7dRxg= X-Received: by 2002:a17:907:c486:b0:bee:e2a2:bddc with SMTP id a640c23a62f3a-bf373a0010amr730229666b.46.1780928568461; Mon, 08 Jun 2026 07:22:48 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055307a35sm881847066b.52.2026.06.08.07.22.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:22:48 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v5 12/16] arm64: dts: st: add spi1 pins for stm32mp25 Date: Mon, 8 Jun 2026 16:20:29 +0200 Message-ID: <20260608142221.952245-13-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> References: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the spi1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 24 +++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index c816a6aece47..4e570e2e5157 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -702,6 +702,30 @@ pins { }; }; =20 + /omit-if-no-ref/ + spi1_pins_a: spi1-0 { + pins1 { + pinmux =3D , /* SPI1_SCK */ + ; /* SPI1_MOSI */ + drive-push-pull; + bias-disable; + slew-rate =3D <1>; + }; + pins2 { + pinmux =3D ; /* SPI1_MISO */ + bias-disable; + }; + }; + + /omit-if-no-ref/ + spi1_sleep_pins_a: spi1-sleep-0 { + pins1 { + pinmux =3D , /* SPI1_SCK */ + , /* SPI1_MOSI */ + ; /* SPI1_MISO */ + }; + }; + /omit-if-no-ref/ spi3_pins_a: spi3-0 { pins1 { --=20 2.43.0 From nobody Wed Jun 10 16:02:09 2026 Received: from mail-ej1-f48.google.com (mail-ej1-f48.google.com [209.85.218.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 18E703DE43B for ; Mon, 8 Jun 2026 14:22:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928573; cv=none; b=YgVU8AY06QIsB1cua730qTcUT0f68B1ro0VIJrfNpLEjWLZdtyZxEds+oR+M+wJkhNEjo/M6WBzW+o8jSxzbvT1jBDqK5E49bt2qSK/+7HWAuIM9Ig0j7qIHCFQO2WRqOwAshpyDEo7VEyXh7gPWJMFYooGrUtM7LXrPtJV3I8s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928573; c=relaxed/simple; bh=aj2uH9b/bfRzOkvrPYZ2176FA4QkmEK3VTNxofNEdQg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=aefwOGeAftDEQ3jrcsonz96dSMZ5sZ7I/FT8J1TtSOZLscpfyJeHSR9zkCK0KihvDsCnti+4OHSMR1ERFmfu3uhea4lq9Q4LXiXSOcYb5kUOHIjRyhBXpUoQQR9GsHX8BFVFeZA3qCNop4Ne70JtlA46GcMvLyyIh7xoGzKqLnc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=LLNRQq6v; arc=none smtp.client-ip=209.85.218.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="LLNRQq6v" Received: by mail-ej1-f48.google.com with SMTP id a640c23a62f3a-bf0170c80f7so719748866b.3 for ; Mon, 08 Jun 2026 07:22:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780928570; x=1781533370; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=W4P3RDq+QoFIrungFJ6qmguRlrjE9G4sn4ESNQyuys8=; b=LLNRQq6vtM//MszM9Oyj0UkGCGvfNFwTEUcQYWW2o2hV2rFKbhem+hE4zxgrplH+/8 MoW/q4AhDc2cmFe2kZLTyMqF+2zk0LGDf4BPDrJ3nJ96NjeODwbBFiNK7JSmDf4WYHwY X10xb+/++jbLM5ypV9tzfrhdjWfJsD/O67osw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780928570; x=1781533370; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=W4P3RDq+QoFIrungFJ6qmguRlrjE9G4sn4ESNQyuys8=; b=Qh//n5VTCPpGTpt1DJs0oZHcJfH0MJOZl3Byak05DfMf6B0NXpRX+T/cs1VcEQS8xI DBaMYvFNR497VCXr+6vXncnQmapFk8rrI5icbD80VPv7k+05SFFm7kswqPf7lk4Pe5qI CjiX6anxXoAbtKOT1ZbNzW3HM6BV1sS/EwKYAYDHR4D1DEXXqKlRW4syhI9d65vIweLs 9UG+CiuaHxRT3HQlG7iVUwt/a9V08VHzSL8lVoC3WvAiCSCT0OPk9Grf341uVnK8+mWP Kh7VtwIRnIpOR+JivoU1/YS8t9tLg2EfQPfG8TDmXmBSle3JNemgq64jk//+ZjbwXrhF Xw+A== X-Gm-Message-State: AOJu0Yw7E8Ix6z+DjkU5SGej9Ed2WznQEfJdvjezc+rQJKF4gvihoeeV 5l+iLInMvmFQr9JRG63cTeAAk/6S6+lu6AFT0wMYW2gd11zGcy1hEHpeNR5SjJHinLuW+bfHeVT 0ex11 X-Gm-Gg: Acq92OH/9zxTScYEpU9nivhKfWGtUHZ/zRAlqnLxyDbHV0Q9z4EvTOqtI8b+0SnzuSP Vshs85c12F42p9J67IxUv46iqngzl8RgfTnjmY2CUTQtHRaq67inWH1tM5sIvXSUl/FlY7h9RKn aPxVGcDwBI+8H6g/cGwXXnsSKuVdRdRO2IXHk9PH5V91GH7W9Lpko/JSZsjnZo6KDPxUvvXfV6p sJiCcmHPB2eP8dbstPDlMOi3vgAbzhKKiVGl6mS8tt1UJ3QmFHI4P25M0yksFUYqfnc6lHS4mRD pd4rHWU3GEUNUe9NKzrSVjJRWswOyXlyIlzfkd+bP3ylNB0SDX7HVPLGMl56FAVw+s89w04CU5s QMdysiM7l1cTKKf+A1PfdWBDdjtzbSfzY1Md6sDrpMn+5FX2Q9PCVzSJexehJzVIz2hpZcW6uIo gQiXJbgOwxQXCOfDGJ0m7JurGmIC/L4w0W9qKo3tOWR82QyGYpZlT7+8tRKIDEqczD69cjgYV5g IujP2DaOTEkhvDXt6vRvcv80YfZu40BbwvQqs6pImSpoz2Mtx+ybbM6iwadMuWCtip6Ag== X-Received: by 2002:a17:906:6a01:b0:bdb:6077:a168 with SMTP id a640c23a62f3a-bf372151453mr726500766b.26.1780928570303; Mon, 08 Jun 2026 07:22:50 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055307a35sm881847066b.52.2026.06.08.07.22.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:22:49 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v5 13/16] arm64: dts: st: add usart1 pins for stm32mp25 Date: Mon, 8 Jun 2026 16:20:30 +0200 Message-ID: <20260608142221.952245-14-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> References: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the usart1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 33 +++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index 4e570e2e5157..d515e44832d7 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -766,6 +766,39 @@ pins { }; }; =20 + /omit-if-no-ref/ + usart1_pins_b: usart1-1 { + pins1 { + pinmux =3D ; /* USART1_TX */ + bias-disable; + drive-push-pull; + slew-rate =3D <0>; + }; + pins2 { + pinmux =3D ; /* USART1_RX */ + bias-disable; + }; + }; + + /omit-if-no-ref/ + usart1_idle_pins_b: usart1-idle-1 { + pins1 { + pinmux =3D ; /* USART1_TX */ + }; + pins2 { + pinmux =3D ; /* USART1_RX */ + bias-disable; + }; + }; + + /omit-if-no-ref/ + usart1_sleep_pins_b: usart1-sleep-1 { + pins { + pinmux =3D , /* USART1_TX */ + ; /* USART1_RX */ + }; + }; + /omit-if-no-ref/ usart2_pins_a: usart2-0 { pins1 { --=20 2.43.0 From nobody Wed Jun 10 16:02:09 2026 Received: from mail-ed1-f44.google.com (mail-ed1-f44.google.com [209.85.208.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BC2CC3DEFE2 for ; Mon, 8 Jun 2026 14:22:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928575; cv=none; b=BigpPaW+nXsvL/sQaBqyMVkVT9X7hLyjFW09GXcSv9B4CIyoaw6VMNptr1kI+bhQIYYiyxpnPRE8m6qEZk3acvaOGpphsFl+AdN6jV6CjY4Qs9nOmHP8wU9YJDxrlJpK4CMPdvVrwemdagQ0PIeWO2BRXOlMA9zp/zi7xW9vS2c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928575; c=relaxed/simple; bh=R7p0EC1MJExELMNko6n8EU7bwP08zWcgCr3KfDmFr5g=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Tv5YdX/8z4hRGyYr2Wdc80zz6Jg8i8ZLP3ckMmK9vGGLgfSWVKKkftR6y+aGlRHhF4dyyWpbQoljyb+pNciykrUpiSU2os9a16IfOOZoNCrTvcxM5sMQENPSbzNIopPTxN8ltITnli/9Tu2o+5NIaHSD9/pD/B6iuP0i0ImN6z0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=cET3owKk; arc=none smtp.client-ip=209.85.208.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="cET3owKk" Received: by mail-ed1-f44.google.com with SMTP id 4fb4d7f45d1cf-691c5776f95so1497350a12.3 for ; Mon, 08 Jun 2026 07:22:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780928572; x=1781533372; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ehG0wNhXC7EZrYAkm3RwKsx8ZO4vZ8QiozKkc4jo0Cw=; b=cET3owKk2SEcMdg4RCskJgBbZYWCkrTbGj0CiFGvSEsdJ4wRV00bXOuNXRrZwOdmqh 7oNpJQX1v8XFg8P1UmjP0tDbQCIq6Hw6U8eD5wFoRFdDrMwwvlMa0UtLfnMAmjshf/FH oXHRHWHq0QCSqXNsYt17cAb93ahdb5GS3oryU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780928572; x=1781533372; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=ehG0wNhXC7EZrYAkm3RwKsx8ZO4vZ8QiozKkc4jo0Cw=; b=O6TBmxH0BxNHbU/kfZAGNVfY8ky2YWkLQEVmMDd8OUbaeO21kkw10neOFOWMvGflON bm7OhQqS0WcR0gRlO9lJUOs1oRJTrtOKxiRHzeY31C5SA8iE/rjWG/vMwnbD2COS18g+ +bohx1bh/273kZVaxK6pSHTN7lWOM/xYoGZNFqmKp+ngDQh+t56C+3ThzfgfwcrQMdgV bkiZwKr+p4nhPh0FEg7a0r4EL0xw+HJ4LF7hCHp+SdUecMSknBvbm6ncxSljCf4JgS+6 V1/B3C8Dc+MfIC34T6+LIIV8e/vzNudqqMzqEiPN+hCYoYqrfBEG51Y6/SZ1xbXvwEc3 le1w== X-Gm-Message-State: AOJu0YxnPPfVDTSRP0kqoGwRNu4KJ6b/hwCmm31ZugqYm69WJ9nRD30e xS74qOoBXzrXveX9AjmhqlG7p0qvaALSLC7RLBPrufQ8wTkJO7ARxpsFwYA4uwUWeb5MU09ZW0s qChgL X-Gm-Gg: Acq92OE3+2GXcga4nVJQh2jP7Pd3Qo6JbEY66g1ujrCgH9uASMz6OKsKuSETyxsuUQW Pcq8ERsb9U+o7ZYCZ71U410lvtk9HCKQHx5v4OHpJ3GX8yt96GDtHRbW/nLM5Lfepz8f6aC+QJr oPdpbdARP2sRKUBOX+SafbG78g0RfPRBOk1R/jRk+yNc1F0dd6VAPi2Sg2/DeDRdLcHP6Voj8w0 LjLnT1OBTJN5UN00FGANiUA47D6zd3Rs9qRc/YNOqV61UHsxvi9eJZAVCWYmUGnUQzohwCNJ+P4 9Q21c7k1zOnC09SPusqarwe0GSI5PWcMuLiHFEVKrXYZGAI6nUN1Sz1EpAg5PL3otONUJa85dal vsRQiCI9ynTNgD9dDAke2cVbnSUVm0n8M/MUoB3/UR4aMA5WNYj0dLKNrFaiOHJqF4N+b1Ex1u1 6IG1f9giOr5iDB2q4fRiLWCQAv53JtQfxDjPII/6VaioIXiiV1cXTN4PlprkpeEof0fPPEZr0sx zugpLbnWRXBvocevxg/CKRXSCaomCC9Pk/fBqjmuHWvrQld5ivHKlyRyMs= X-Received: by 2002:a17:907:2d89:b0:bd4:4593:33dd with SMTP id a640c23a62f3a-bf372b2ce9cmr731057466b.34.1780928572008; Mon, 08 Jun 2026 07:22:52 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055307a35sm881847066b.52.2026.06.08.07.22.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:22:51 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v5 14/16] arm64: dts: st: support Engicam MicroGEA-STM32MP257 SoM Date: Mon, 8 Jun 2026 16:20:31 +0200 Message-ID: <20260608142221.952245-15-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> References: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Support Engicam MicroGEA-STM32MP257 SoM with: - 8 GB eMMC Flash - 2 GB LPDDR4 DRAM The SoM also provides an Ethernet MAC, but Ethernet support is not enabled at this stage due to a known silicon limitation documented in [1]. This corresponds to section 2.21.2 ("ETH1 RMII mode could have CRC errors"), where CRC errors may occur in ETH1 RMII direct mode when directly connected to I/Os. The workaround requires use of the Ethernet switch (ETHSW), which introduces additional DT bindings and topology complexity. This is intended to be addressed in a separate patch series. [1] https://www.st.com/resource/en/errata_sheet/es0598-stm32mp23xx25xx-devi= ce-errata-stmicroelectronics.pdf Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - Drop inclusion of stm32mp25xf.dtsi, we are using stm32mp257d. Changes in v3: - Fix a typo in the URL .../dts/st/stm32mp257-engicam-microgea.dtsi | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi diff --git a/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi b/arch= /arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi new file mode 100644 index 000000000000..5b4287e86def --- /dev/null +++ b/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi @@ -0,0 +1,63 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2026 Amarula Solutions, Dario Binacchi + * Copyright (C) 2026 Engicam srl + */ + +/dts-v1/; + +#include +#include "stm32mp257.dtsi" +#include "stm32mp25-pinctrl.dtsi" +#include "stm32mp25xxai-pinctrl.dtsi" + +/ { + model =3D "Engicam MicroGEA STM32MP257 SoM"; + compatible =3D "engicam,microgea-stm32mp257", "st,stm32mp257"; + + memory@80000000 { + device_type =3D "memory"; + reg =3D <0x0 0x80000000 0x0 0x80000000>; + }; +}; + +&scmi_regu { + scmi_vddio1: regulator@0 { + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + }; + scmi_vddcore: regulator@b { + reg =3D ; + regulator-name =3D "vddcore"; + }; + scmi_v1v8: regulator@e { + reg =3D ; + regulator-name =3D "v1v8"; + }; + scmi_v3v3: regulator@10 { + reg =3D ; + regulator-name =3D "v3v3"; + }; + scmi_vdd3v3_usb: regulator@14 { + reg =3D ; + regulator-name =3D "vdd3v3_usb"; + }; +}; + +/* eMMC */ +&sdmmc2 { + pinctrl-names =3D "default", "opendrain", "sleep"; + pinctrl-0 =3D <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_a>; + pinctrl-1 =3D <&sdmmc2_b4_od_pins_a &sdmmc2_d47_pins_a>; + pinctrl-2 =3D <&sdmmc2_b4_sleep_pins_a &sdmmc2_d47_sleep_pins_a>; + non-removable; + no-sd; + no-sdio; + st,neg-edge; + bus-width =3D <8>; + vmmc-supply =3D <&scmi_v3v3>; + vqmmc-supply =3D <&scmi_vddio2>; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + status =3D "okay"; +}; --=20 2.43.0 From nobody Wed Jun 10 16:02:09 2026 Received: from mail-ej1-f44.google.com (mail-ej1-f44.google.com [209.85.218.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 937603DEADC for ; Mon, 8 Jun 2026 14:22:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928577; cv=none; b=ULKqqMTys7x7GKtAHwRMRQZr/cwJ4M0vgPmk6Ca6T0fbCK+fVWvFQFGRxELv3iXXcOvEOHcQO4G475np7kXFuMV132WkjTaP2fWLUxGPWebMRYDuy74LkJHgQdMGm2sbBsku6zR8rXqkPF+EZBqfObWzRhhio+bSbeArLY8vyjg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928577; c=relaxed/simple; bh=HjOC0LytDfKEFzMcarVN59/aXZKk+GnhZHK+PtBhlag=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=GwaO7WS67FP0n6VEmdZigQEBXn2IBdL5hLPxdoYgEs8r8TxhiADPawoxpvLmkMa0oDz1+/s2NrHTb/V+bhZ8YNAPDPRhph5bBswFZYu/MAwrMd1bCPK9kg/+qht9eBDDAj4+misPzZVi89dgUwMkuDY6xV653nqEqOhASFLep7c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=UxaTZYh2; arc=none smtp.client-ip=209.85.218.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="UxaTZYh2" Received: by mail-ej1-f44.google.com with SMTP id a640c23a62f3a-bec449cf976so603107766b.2 for ; Mon, 08 Jun 2026 07:22:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780928574; x=1781533374; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=FKkOvUJ/99lY1gGYOBrsTANt8JAeQlkjFOV8vqMAE/g=; b=UxaTZYh2rJBJkhSqfFKnc5UIrQjkZyKA0nmfZbSQZ+4gJrwHLQL8zc2yZI3QMlh66T HQ5zVQNAL0r+vWW89ip55kRh3YABEmoNnhuWG7VdAnF4C8QRDvsjY++RCymwsIr0jxh8 bdm6OMGqj9VGh3zsqfO+1EP2kCe+0EXSioyEY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780928574; x=1781533374; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=FKkOvUJ/99lY1gGYOBrsTANt8JAeQlkjFOV8vqMAE/g=; b=Mk4vYLpHWyK8f20nMalIR2Q5hUoCLh8NN+aYZw2/fcxKERbFfp/fp6o3ugd333HTGt 1lIyVSHIXnp0IF5D2vl0UlNSBZ8LrTeNPg575tNh484NQMyEIFFkecsN0WpSsrIG7Tas 0Xv5Hz6vqONc3wxVbRzuSY2pLE8aTsaKNuK1qpASw9juTotuCkLErZwQTEF4uC7wMdkE RCdgTLk3rV3i0SW7tv4pCPbn4cUAYm+kTyJq1CYqyw67jv1C8o1BnW2UPNpVavzSrcLj 3OkBJ20wT5SB8u+ToWo+t1JvYQm+394jWb1VQJbFFWY7+wJFPDbMdBtTBUR50NmX0oHY opJA== X-Gm-Message-State: AOJu0YyAaR8JswULhyDQ1LL7M/4dCc/JemJKVsRVI+dSebvJw0T+6Oy9 fhGxIAug8h/cd4SA+J/8nH3+PGX9/07iaoHFyI8xb/jgfbrhmZf0tbyNfMYr7c2qTc3EUFUi4pt LYjsT X-Gm-Gg: Acq92OHicVQZWZ985CbAhtkQe0XctQpAgHGfbpLQ/8PYcwo4W4TH1xXOUQr5/91JiRI lRI3r6icn8Ex34nqggjsZKCusfrF/j7vTaPtO0qQosyRJqmtNf0fvW0BiOP8S8JWRujknddetTQ 1qTqcgSOqE3bbGkuWcSxZbjOsZkQP1dFYmoNKjVGAo6T7hBZEv7iYj9wmeFzkutStysoGMucCET q59nb/T/o3MB5uISvYSlvuYR5LeTvgeSho1ZDcFWu/4B0gzymSc0rhsEV2fkSe1tzaHqV8l3g6Y kQgq795ysYomcSWm8Ub/hel8eOR6gypyorv4J3L1/9I0T3M5cjA0iuejUBkJrvmUgQegf3yCAGS 5lCNS6jRydBbL1zqz+75Q85m+S7JbbMDd4FKwpa68OPnVMYAYH4CJ8IuDKdJ2EIboA07bHQD9rY WnSid2bZIb4cfcMCZZfKxHIyFA7/I4kgW6BazX5bpKnsM5FuQHoOWky/iDOMsnAMXGCMdsmro1j iypcfZLJYKlGAMgMGt8YU8Lc2jtjdh7m4owDN8U2TV/b0ckPzY5tV/c7DY= X-Received: by 2002:a17:907:6ea9:b0:bd4:f854:27b5 with SMTP id a640c23a62f3a-bf37037b943mr830906066b.9.1780928573865; Mon, 08 Jun 2026 07:22:53 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055307a35sm881847066b.52.2026.06.08.07.22.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:22:53 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v5 15/16] arm64: dts: st: support Engicam MicroGEA-STM32MP257-RMM board Date: Mon, 8 Jun 2026 16:20:32 +0200 Message-ID: <20260608142221.952245-16-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> References: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Support for Engicam MicroGEA-STM32MP257-RMM board with: - 8 GB eMMC Flash - 2 GB LPDDR4 DRAM - CAN - LEDs - LCD panel with touchscreen - Micro SD card connector - Audio codec - Buzzer Signed-off-by: Dario Binacchi --- Changes in v5: - Fix touchscreen resolution to 480x854 - Fix SPI1 CS0 polarity to GPIO_ACTIVE_LOW Changes in v2: - Drop the clocks property from the sai1 node in stm32mp257-engicam-microge= a-rmm.dts to avoid overriding the peripheral bus clock reference defined in the base SoC device tree. Suggested by Sashiko. - Reference the existing labeled nodes directly at the root level using &sai1a and &sai1b in stm32mp257-engicam-microgea-rmm.dts instead of redefining the entire node structure and redeclaring the labels. Suggeste= d by Sashiko. - Drop the #clock-cells property from sai1a and remove the reference to sai= 1a from the clocks array in sai1b, relying strictly on the st,sync property to ha= ndle internal synchronization. arch/arm64/boot/dts/st/Makefile | 1 + .../st/stm32mp257-engicam-microgea-rmm.dts | 319 ++++++++++++++++++ 2 files changed, 320 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.= dts diff --git a/arch/arm64/boot/dts/st/Makefile b/arch/arm64/boot/dts/st/Makef= ile index 63908113ae36..386eca593c54 100644 --- a/arch/arm64/boot/dts/st/Makefile +++ b/arch/arm64/boot/dts/st/Makefile @@ -2,5 +2,6 @@ dtb-$(CONFIG_ARCH_STM32) +=3D \ stm32mp215f-dk.dtb \ stm32mp235f-dk.dtb \ + stm32mp257-engicam-microgea-rmm.dtb \ stm32mp257f-dk.dtb \ stm32mp257f-ev1.dtb diff --git a/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.dts b/a= rch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.dts new file mode 100644 index 000000000000..3aea0c2f6651 --- /dev/null +++ b/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.dts @@ -0,0 +1,319 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2026 Amarula Solutions, Dario Binacchi + * Copyright (C) 2026 Engicam srl + */ + +/dts-v1/; + +#include +#include +#include + +#include "stm32mp257-engicam-microgea.dtsi" + +/ { + model =3D "Engicam MicroGEA STM32MP257D RMM Board"; + compatible =3D "engicam,microgea-stm32mp257-rmm", + "engicam,microgea-stm32mp257", "st,stm32mp257"; + + aliases { + mmc0 =3D &sdmmc1; + mmc1 =3D &sdmmc2; + serial0 =3D &usart2; + serial1 =3D &usart1; + }; + + backlight: backlight { + compatible =3D "pwm-backlight"; + brightness-levels =3D <0 100>; + num-interpolated-steps =3D <100>; + default-brightness-level =3D <85>; + pwms =3D <&pwm2 0 100000 0>; + }; + + buzzer { + compatible =3D "pwm-beeper"; + pwms =3D <&pwm4 0 1000000 0>; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + framebuffer { + compatible =3D "simple-framebuffer"; + clocks =3D <&rcc CK_BUS_LTDC>, <&rcc CK_KER_LTDC>; + lcd-supply =3D <®_3v3>; + status =3D "disabled"; + }; + }; + + leds { + compatible =3D "gpio-leds"; + + led-0 { + gpios =3D <&gpioh 2 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + status =3D "okay"; + }; + + led-1 { + gpios =3D <&gpioh 6 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + status =3D "okay"; + }; + }; + + mclk: clock-mclk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <24000000>; + }; + + reg_1v8: regulator-1v8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "1v8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + reg_3v3: regulator-3v3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + }; + + reg_ext_pwr: regulator-ext-pwr { + compatible =3D "regulator-fixed"; + regulator-name =3D "ext-pwr"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + gpio =3D <&gpiog 0 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + }; + + sound { + compatible =3D "audio-graph-card"; + label =3D "STM32MP25-RMM"; + widgets =3D "Headphone", "Headphone Jack", + "Microphone", "Microphone Jack"; + routing =3D "Headphone Jack", "HP_OUT", + "MIC_IN", "Microphone Jack", + "Microphone Jack", "Mic Bias"; + dais =3D <&sai1a_port &sai1b_port>; + status =3D "okay"; + }; +}; + +&arm_wdt { + timeout-sec =3D <32>; + status =3D "okay"; +}; + +&i2c1 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&i2c1_pins_a>; + pinctrl-1 =3D <&i2c1_sleep_pins_a>; + i2c-scl-rising-time-ns =3D <185>; + i2c-scl-falling-time-ns =3D <20>; + status =3D "okay"; + /* spare dmas for other usage */ + /delete-property/dmas; + /delete-property/dma-names; + + touchscreen@38 { + compatible =3D "edt,edt-ft5306"; + reg =3D <0x38>; + interrupt-parent =3D <&gpiob>; + interrupts =3D <0 IRQ_TYPE_EDGE_FALLING>; + reset-gpios =3D <&gpiod 1 GPIO_ACTIVE_LOW>; + touchscreen-size-x =3D <480>; + touchscreen-size-y =3D <854>; + }; +}; + +&i2c2 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&i2c2_pins_a>; + pinctrl-1 =3D <&i2c2_sleep_pins_a>; + i2c-scl-rising-time-ns =3D <185>; + i2c-scl-falling-time-ns =3D <20>; + status =3D "okay"; + /* spare dmas for other usage */ + /delete-property/dmas; + /delete-property/dma-names; + + sgtl5000: codec@a { + compatible =3D "fsl,sgtl5000"; + reg =3D <0x0a>; + #sound-dai-cells =3D <0>; + clocks =3D <&mclk>; + + VDDA-supply =3D <®_3v3>; + VDDIO-supply =3D <®_3v3>; + VDDD-supply =3D <®_1v8>; + + sgtl5000_port: port { + #address-cells =3D <1>; + #size-cells =3D <0>; + + sgtl5000_tx_endpoint: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&sai1a_endpoint>; + frame-master =3D <&sgtl5000_tx_endpoint>; + bitclock-master =3D <&sgtl5000_tx_endpoint>; + }; + + sgtl5000_rx_endpoint: endpoint@1 { + reg =3D <1>; + remote-endpoint =3D <&sai1b_endpoint>; + frame-master =3D <&sgtl5000_rx_endpoint>; + bitclock-master =3D <&sgtl5000_rx_endpoint>; + }; + }; + }; +}; + +<dc { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <<dc_pins_a>; + pinctrl-1 =3D <<dc_sleep_pins_a>; + status =3D "okay"; + + port { + ltdc_out: endpoint { + remote-endpoint =3D <&panel_in>; + }; + }; +}; + +&m_can1 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&m_can1_pins_a>; + pinctrl-1 =3D <&m_can1_sleep_pins_a>; + status =3D "okay"; +}; + +&sai1 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&sai1a_pins_a>, <&sai1b_pins_a>; + pinctrl-1 =3D <&sai1a_sleep_pins_a>, <&sai1b_sleep_pins_a>; + status =3D "okay"; +}; + +&sai1a { + dma-names =3D "tx"; + status =3D "okay"; + + sai1a_port: port { + sai1a_endpoint: endpoint { + remote-endpoint =3D <&sgtl5000_tx_endpoint>; + dai-format =3D "i2s"; + mclk-fs =3D <512>; + }; + }; +}; + +&sai1b { + dma-names =3D "rx"; + st,sync =3D <&sai1a 2>; + clocks =3D <&rcc CK_KER_SAI1>; + clock-names =3D "sai_ck"; + status =3D "okay"; + + sai1b_port: port { + sai1b_endpoint: endpoint { + remote-endpoint =3D <&sgtl5000_rx_endpoint>; + dai-format =3D "i2s"; + mclk-fs =3D <512>; + }; + }; +}; + +/* MicroSD */ +&sdmmc1 { + pinctrl-names =3D "default", "opendrain", "sleep"; + pinctrl-0 =3D <&sdmmc1_b4_pins_a>; + pinctrl-1 =3D <&sdmmc1_b4_od_pins_a>; + pinctrl-2 =3D <&sdmmc1_b4_sleep_pins_a>; + broken-cd; + disable-wp; + st,neg-edge; + bus-width =3D <4>; + vmmc-supply =3D <&scmi_v3v3>; + vqmmc-supply =3D <&scmi_vddio1>; + no-1-8-v; + status =3D "okay"; +}; + +&spi1 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&spi1_pins_a>; + pinctrl-1 =3D <&spi1_sleep_pins_a>; + #address-cells =3D <1>; + #size-cells =3D <0>; + cs-gpios =3D <&gpioh 8 GPIO_ACTIVE_LOW>, <&gpioh 3 GPIO_ACTIVE_HIGH>; + status =3D "okay"; + + display: display@0 { + compatible =3D "rocktech,rk050hr345-ct106a", "ilitek,ili9806e"; + reg =3D <0>; + vdd-supply =3D <®_3v3>; + spi-max-frequency =3D <10000000>; + reset-gpios =3D <&gpiob 6 GPIO_ACTIVE_LOW>; + backlight =3D <&backlight>; + + port { + panel_in: endpoint { + remote-endpoint =3D <<dc_out>; + }; + }; + }; +}; + +&timers2 { + status =3D "okay"; + + pwm2: pwm { + pinctrl-0 =3D <&pwm2_pins_a>; + pinctrl-1 =3D <&pwm2_sleep_pins_a>; + pinctrl-names =3D "default", "sleep"; + status =3D "okay"; + }; +}; + +&timers4 { + status =3D "okay"; + + pwm4: pwm { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&pwm4_pins_a>; + pinctrl-1 =3D <&pwm4_sleep_pins_a>; + status =3D "okay"; + }; +}; + +&usart1 { + pinctrl-names =3D "default", "idle", "sleep"; + pinctrl-0 =3D <&usart1_pins_b>; + pinctrl-1 =3D <&usart1_idle_pins_b>; + pinctrl-2 =3D <&usart1_sleep_pins_b>; + /delete-property/ dmas; + /delete-property/ dma-names; + status =3D "okay"; +}; + +&usart2 { + pinctrl-names =3D "default", "idle", "sleep"; + pinctrl-0 =3D <&usart2_pins_a>; + pinctrl-1 =3D <&usart2_idle_pins_a>; + pinctrl-2 =3D <&usart2_sleep_pins_a>; + /delete-property/ dmas; + /delete-property/ dma-names; + status =3D "okay"; +}; --=20 2.43.0 From nobody Wed Jun 10 16:02:09 2026 Received: from mail-ej1-f43.google.com (mail-ej1-f43.google.com [209.85.218.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 923433E00AE for ; Mon, 8 Jun 2026 14:22:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928578; cv=none; b=XF+mhfA1zIITwJjiwUFfOPHLkU68TLgI7LcHjngq3ErQE63Vmpn3QJsz3w815WIR35+JlbsyXkcIMnN/Wyj/I51YR7Tx/yd7qhU46c61+SsdZ3eta1Zgl05NPSw8vbIklim29yTGJCGf607wLhmdK9ts764Y6/YWSYIpNfqc2g8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780928578; c=relaxed/simple; bh=3TH4e5gEkLF3ht38dIdQu4Vb++TL1VD18OGFge+WSjk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=cTSXMZnGiDQ41xt4Gb75QbwHIsk5faxZ64k8rjKwIGzGtAddPDAG0CVIM97aL4QVIu3N2TIHMBcFlJ5agFgWfyhoSWrN2BTxOZwY7XoNTDw8A76nbBU1c6rCXBnTC7U3gvNlKgspISNp3XO8KEPMfDEVpfXAk9jSjbtz1C828uU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=DEb9tvXl; arc=none smtp.client-ip=209.85.218.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="DEb9tvXl" Received: by mail-ej1-f43.google.com with SMTP id a640c23a62f3a-bec450b950dso613653966b.2 for ; Mon, 08 Jun 2026 07:22:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780928576; x=1781533376; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=BOJw73cMlVaaTzQ0mDGJzuoe7QRJHQJtxYGXROg/EGM=; b=DEb9tvXl/gdqM1oxIqa/wC+Q/yiDDHPwSoieAW1FL89cpGAxsunZq4K7wh/ZmmNoHI ghwhhRKe7xB7cHcN16alBptZKqYwFGts0iuF4ZPNrQBR+ygENAIP6E6gN1nF/5EpnZR6 ufik1Gh16fm1lsvNbKZ7mvC796wfFYLo8mJr0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780928576; x=1781533376; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=BOJw73cMlVaaTzQ0mDGJzuoe7QRJHQJtxYGXROg/EGM=; b=Vcub6drbt7+bnyaM3OnyWBy5EcNFa6/UPibdwecthCkmHxqACmz23MammXZU+CuuDe DNZulyGmGFVCohxvbBZi5lw8VM8ill+en5UAJ5qqpzLc+wY0TaXdFY1nQOiO+P86YNUW wlsktjgAr7EIIT2lZ6L9Ny38DQ2SsPDAksllSZNP/e/n21rFXLR6+YLCiPLljQsfECep riigspiJMA34pv9Q1YhlkoYnhmcwXVqNYJGgDYObDsV17HObaHDZ5ohbaQmckfT03lHX BWR9ML9o2fGETfP0gaZt0mpLn9h2MNtrMkpQjWgP+RY1dpvvssgGAVysSwtnoWX7rG6g 2Reg== X-Gm-Message-State: AOJu0YxjrqJEbGIZyiRPBBB51LxhFIXjolFByBjeYz1NIisd9soFTuXp 3Q6b6ztSXxdL2ZTjduV0obyoznd8qSN5b63sArsts5tWBGt952ZROR10b374wuzft/AZUzvPPPr lvtYp X-Gm-Gg: Acq92OGsRfJbH+Peo/HJksojFxl4H8nilG9RsLyTXX8YpAnQWap9xOrGeoqeMdV6LHL qLweJgVwlmCANdn/PsXR1TV4f93htAXfXNjsUxBO8dVAXJ6F69+SbWDo8TQDCm1OkzJahqidf/u mqYY4DY8awvqaAO0RsHh4KRWqhGu+9HH4xM+ccdrpcISake60t1StFPn9LraJN7N58BWByQpXBh lPiAmQBFRLiw+J+N0iCgUf/AHJ1NcmmNKspzBuGn6K6kd7GXi1VpSSHsgwAbl9+cl4aHWsljaqh 7OqQUsFcRjYsrOlUAB1j0br+Kz2ofZxrCoky3oA4SZDTKG/tBxXTonCFvKPSkKgaKSWUPth/Ze8 /MxsAnVaeU/ial6ayrzZM8AiSgQJvSS+Ijth0sXwRIWzPnew3Mg0Sx8LaQCyQxcgGx5u6kHDFiw y5OVp1vYINx6F8ep+A2DsFQGOlVmh/C703klV+/I6UUsP07nVt3ARWlsJweWbF+4bNCfVuMp2/A x5cH7WsmjNyI3+5VgGD1pDkj2+P7Gt8TvjfghLS66mRzH6Us7P/OplRSkogiRajcTPETQ== X-Received: by 2002:a17:907:ca84:b0:bed:62c1:f7 with SMTP id a640c23a62f3a-bf370c6733emr738559566b.20.1780928575907; Mon, 08 Jun 2026 07:22:55 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055307a35sm881847066b.52.2026.06.08.07.22.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 07:22:55 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Bjorn Andersson , Dmitry Baryshkov , Eric Biggers , Geert Uytterhoeven , Huang Shijie , Konrad Dybcio , Krzysztof Kozlowski , Luca Weiss , Michal Simek , Sven Peter Subject: [PATCH v5 16/16] arm64: defconfig: enable configs for Engicam MicroGEA-STM32MP257-RMM Date: Mon, 8 Jun 2026 16:20:33 +0200 Message-ID: <20260608142221.952245-17-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> References: <20260608142221.952245-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Enable I2C (touchscreen and audio codec), SPI (display configuration), DRM panel and SAI (audio) configurations required to support the Engicam MicroGEA-STM32MP257-RMM board Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - Drop inclusion of stm32mp25xf.dtsi from stm32mp257-engicam-microgea.dtsi Changes in v3: - Add power-domains property in the SDMMC2 node. - Drop patch "arm64: defconfig: cleanup the defconfig" - Rebased after dropping patch "arm64: defconfig: cleanup the defconfig" arch/arm64/configs/defconfig | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 96ce783f24e7..422db4e33f43 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -583,6 +583,7 @@ CONFIG_I2C_RK3X=3Dy CONFIG_I2C_RZV2M=3Dm CONFIG_I2C_S3C2410=3Dy CONFIG_I2C_SH_MOBILE=3Dy +CONFIG_I2C_STM32F7=3Dy CONFIG_I2C_TEGRA=3Dy CONFIG_I2C_UNIPHIER_F=3Dy CONFIG_I2C_XILINX=3Dm @@ -620,6 +621,7 @@ CONFIG_SPI_QUP=3Dy CONFIG_SPI_QCOM_GENI=3Dm CONFIG_SPI_S3C64XX=3Dy CONFIG_SPI_SH_MSIOF=3Dm +CONFIG_SPI_STM32=3Dy CONFIG_SPI_STM32_OSPI=3Dm CONFIG_SPI_SUN6I=3Dy CONFIG_SPI_TEGRA210_QUAD=3Dm @@ -1000,6 +1002,7 @@ CONFIG_DRM_PANEL_EDP=3Dm CONFIG_DRM_PANEL_HIMAX_HX8279=3Dm CONFIG_DRM_PANEL_HIMAX_HX83112A=3Dm CONFIG_DRM_PANEL_HIMAX_HX83112B=3Dm +CONFIG_DRM_PANEL_ILITEK_ILI9806E_SPI=3Dm CONFIG_DRM_PANEL_ILITEK_ILI9882T=3Dm CONFIG_DRM_PANEL_KHADAS_TS050=3Dm CONFIG_DRM_PANEL_MANTIX_MLAF057WE51=3Dm @@ -1129,6 +1132,7 @@ CONFIG_SND_SOC_SOF_OF=3Dm CONFIG_SND_SOC_SOF_MTK_TOPLEVEL=3Dy CONFIG_SND_SOC_SOF_MT8186=3Dm CONFIG_SND_SOC_SOF_MT8195=3Dm +CONFIG_SND_SOC_STM32_SAI=3Dm CONFIG_SND_SUN8I_CODEC=3Dm CONFIG_SND_SUN8I_CODEC_ANALOG=3Dm CONFIG_SND_SUN50I_CODEC_ANALOG=3Dm --=20 2.43.0