From nobody Tue Jun 9 01:01:42 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 42A0233FE02 for ; Mon, 8 Jun 2026 13:10:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924249; cv=none; b=N42OW0T4C+2YP0g7tRlM46McVOKqFthI90ulEtto2Al88cNCngDBiNiO+pzO3Mp12T6jEvGPBG1mbvIW7EuxSP1ZuGKw81Gotk05vHvoKFTbqOodmHGK1zeskxpmrKV9SANnFNsQfk0I80Gwybk0LPO3iYdcH/6fbhBW27FFrk8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924249; c=relaxed/simple; bh=ue5t/Mkn+WXC92cP5D+ch+Xn4xQc5TBGd665tzA8pzc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=NB6nRiv9szNI+9IDCiJv5nulwgfY9N+Tqj5WC2lIJ3J5oAr0Qsfe69HBBlYtyLEeExnW54Ho9Bsbc9q86iEYveRZJjVIh5TSYBoUlBMA9eSko31UKsmagByIM9bVpNRO2xwfZ5fWtNDUFG9pknbrIAvVMRNBlEvPsuJ4+WtT6V0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=f0sXGvMY; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=JUCxNTka; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="f0sXGvMY"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="JUCxNTka" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 658BCC1i3480203 for ; Mon, 8 Jun 2026 13:10:47 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Q48k7tN1w7wJ+iHjXC9qpbNvZsHt2Qv6AjglorJLZ/Q=; b=f0sXGvMYdBfdJ9yB rEQBGs2KLEhft8D6oOcL7tbyQ3vztZriItaqmWrn3LddIxVPGicA5WTIJddK2e/1 OfFzZj5pJwbvAuK2TcUsevLNwkJ+J+oR6hwCYoQrQOxtyK1j1kaopxoB9wcgiC/Y vgq5sWRnIwhyYUrphmkSPoKnZfzMH09kpmBq7wdrBkOF/e8swWcUWg5YR2DB+Q64 aozW5nQIz/45C2rgSj+BtLsW3ZTzF5HAUbxvs2XdujJnVDV0pM1qSe+m9asuVg2J Ifhqa4VezWkSqmj6KQc2RiB/nzH8zD5CD8YcMw0hVe9ZyBKD+Qkl+5rdjhW/uQAt Ei/GyQ== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4emaj50b04-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 08 Jun 2026 13:10:47 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2c10cd7df22so55516875ad.2 for ; Mon, 08 Jun 2026 06:10:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780924246; x=1781529046; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Q48k7tN1w7wJ+iHjXC9qpbNvZsHt2Qv6AjglorJLZ/Q=; b=JUCxNTkaOA1aUmUo1lPRJ8k0+buoGIENBfQ+IBPSsQ9gSNoF+JFNfqJZ6nBzheA1CH g4+UuCNS+96PBAlb2KXqv8e0tb0KkODRvuZy14dbl4XEH3kpmsrkFpBuizREQ//nQ9hq Ui6qSQd6cXpE+VqXfiN5Ia5F42jHkUQuqKGWsxmy2Y3iAWamxylo/fSy11ZtzeZII2qD amLkee7lOy7Wr2u9q7IiTxzOVxEHrttf9Kv3EmTuB7b4EMIzg/6A0ehhld0P2tpC4gCv gIqMx0X6DA+0ToGcLv8EzaA1uAlPwfFyAJRLe8O12kQ+JmH0kkCAklDekM4Sj1VAR2zw Qa8g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780924246; x=1781529046; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Q48k7tN1w7wJ+iHjXC9qpbNvZsHt2Qv6AjglorJLZ/Q=; b=SPJ4hFWGJJXpQkhXFXMSAAjWd+aEBkOso74/naJxHIoq5SjCTDvCpT30iTQcIWylP/ kDpfUUhr8U0SG1JOw5fWNAjWbDbc8oJGGcv0We9LwJ/EE0EGfnJ+6fRvda1Z/q6X4sCu f13hxjwDJndNOEVrw6gYATiOM9o2zmijZ6n4Lyv1cSF5G6JFLqah9YJ54DQApMNaXcLq U5HtIAn8rKOgbS3lTKpUGABEaVmAyg57Jcg9T6E5LUskfzaU5SwTF6TkT6SdyEcxBN1d 6RTvliWTP6tHVwp4nGSZFVCUX1fo3en/m3q/wxxQTvZvRNIdesciIh5eIrlX/6OCdgcr aefA== X-Forwarded-Encrypted: i=1; AFNElJ8OvlwSPE2CCsR9LjUI8oy2PeYANiUGaTs+VOWpVfLkjWdvrkQQ3D3jK1cVEH78CVA6u/f9szlViORVyt4=@vger.kernel.org X-Gm-Message-State: AOJu0YzSHfr9zknJwCJdazIEsi88z5YXqVBgD9NfzrNDteQM6EkDiR86 47xtmQoCQG4cw33z67G5R4athHdVM6JAc2qa46EePF6ecLbY8PKZPiMbjDQgqRB/900z0txfxKX REcdD1yMwLOBpQ+XKKnfoVkITaBuyfGMTeePfJccKP339NdJ9+fircNbtGBIrfC/xI2g= X-Gm-Gg: Acq92OHL3XB4G9hEAsrX8JJj7wVSGbXe2e9WALMLrTOWcc7qw7fpDbY5rAvkPulJXVh FEu77nhVNvLmBFjySl08ncpgPKcLTDsaq38KerUyPNCzyE1QRXvhKlyNRWylJr1iMKQ9TNiORiY HrDapAew7+5xbYkqsDUxzqPziLRp+msVN9OknkHdXUl+880U4QGkwEYMmT47ErkKSN0J6JqXcNv F7sHtfXrngxpXNue4Qv391f+x15tYsMWdDnEw+dg0Yp50Ecn0/Gl8apaCt6u085PnolTs9+eNg7 a8dnoP7eXLGgPf+PrC+QLZdtkVrvmAuDKh+qzgjdf/w/+BQzmTIBTg09G0BdzQXVHenn3TWn8BA h+J8tgyzSyy3zCnFft+pEgIY5xsTbazXu13+JV2baKN8oRZ8= X-Received: by 2002:a17:902:eb8b:b0:2c2:4ce4:c5d4 with SMTP id d9443c01a7336-2c24ce4cbe3mr74750475ad.17.1780924246250; Mon, 08 Jun 2026 06:10:46 -0700 (PDT) X-Received: by 2002:a17:902:eb8b:b0:2c2:4ce4:c5d4 with SMTP id d9443c01a7336-2c24ce4cbe3mr74749995ad.17.1780924245869; Mon, 08 Jun 2026 06:10:45 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c1664ad172sm185235845ad.83.2026.06.08.06.10.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 06:10:45 -0700 (PDT) From: Komal Bajaj Date: Mon, 08 Jun 2026 18:40:21 +0530 Subject: [PATCH v4 01/10] dt-bindings: dma: qcom,gpi: Document GPI DMA engine for Shikra SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260608-shikra-dt-m1-v4-1-2114300594a6@oss.qualcomm.com> References: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> In-Reply-To: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Xueyao An , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780924231; l=1050; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=siSRub+fQLM5lCWyMREXkIiIBlOosbQGbKhyD/VrTPA=; b=W10DtBgK7FWABUPtedxztsCQ/0oAfxE24Fa3aAckjl3CIA2i8EFpxUPo5r2As4NI3BL2z4jDK y1uXdp07n/mAZp5YTc46R4v2VRxxAMSldWE4yVkqIheCFiqNO+WDf7d X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-ORIG-GUID: ck7goEmvSjn_RQOGcHSuiNGszR4HaOJS X-Proofpoint-GUID: ck7goEmvSjn_RQOGcHSuiNGszR4HaOJS X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA4MDEyNCBTYWx0ZWRfX1m5SE9IjISCB 7mTaLbNj5GsK90qYn+xZwPWEeX5k4bh6vNYKFPOjk7RaBePljARSD888zHBJgYmvGBnSIgfSBp6 O7grVl2Vzm/rdjidOhuPeysD1K/k0gfNrKQAKvSlFf8xFegK+V8SKTohAdg0AVw+ASOQvfwVTEU f538tAbz9f6Q1LbN9pGcOEUsV3Hov1OgmCNb9PfiFvPD9P1pOHF6IctwTs8FbH3R4UEyyOijS+V NGWz+F7nhtppsTCm82s73NI6eM3S2qEiSVMvJPeD+nmyqeNontNeyrVl5ph26FKFI5JSCQ3BXgh KYAnhSTHe2ahADYVC59pw9915+tWWxaCYJqMFRmucN7lH97vbmKtEvFLDyoTIRuQnZ0aeJSUdDr d9omTzH8X9wgkBesE5yDsMQuNTJEweFfiVPW59MZ8qDbl4JZgtMRoIz3MymGsZ3peI7qq42WA62 mt9DqBkAovuQGhBf7cA== X-Authority-Analysis: v=2.4 cv=TLh1jVla c=1 sm=1 tr=0 ts=6a26bf57 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=FVGO2dOrgB6TF-zC7f0A:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-08_03,2026-06-05_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 suspectscore=0 spamscore=0 adultscore=0 clxscore=1015 phishscore=0 malwarescore=0 impostorscore=0 bulkscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606080124 From: Xueyao An Document the GPI DMA engine on Shikra platform. It is fully compatible with the GPI DMA engine found on SM6350, thus using qcom,sm6350-gpi-dma as fallback compatible. Signed-off-by: Xueyao An Acked-by: Krzysztof Kozlowski Signed-off-by: Komal Bajaj --- Documentation/devicetree/bindings/dma/qcom,gpi.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/dma/qcom,gpi.yaml b/Document= ation/devicetree/bindings/dma/qcom,gpi.yaml index 8f9a552fe30e..54dca623223d 100644 --- a/Documentation/devicetree/bindings/dma/qcom,gpi.yaml +++ b/Documentation/devicetree/bindings/dma/qcom,gpi.yaml @@ -37,6 +37,7 @@ properties: - qcom,sc7280-gpi-dma - qcom,sc8280xp-gpi-dma - qcom,sdx75-gpi-dma + - qcom,shikra-gpi-dma - qcom,sm6115-gpi-dma - qcom,sm6375-gpi-dma - qcom,sm8350-gpi-dma --=20 2.34.1 From nobody Tue Jun 9 01:01:42 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 09B8033DED9 for ; Mon, 8 Jun 2026 13:10:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924255; cv=none; b=qAufNnk+kcfxYuNZyEFRUsksdkZrc3sC9sD/0LkReyP0cuvS06YAtPQSa7O7qICz2l2lztWySXdtcEXzB+6RXI8x7J11ySG1E68q3MtLT8YMLY2+N1fDk99zBSDrJpQEyolxSTOOB0JgIq2UzwyEYgQaEUG7qh7UB/DAYIE4baE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924255; c=relaxed/simple; bh=9nJ4RWVS4xD358qxJqQ8mIalRRMghPwYWOD3PcvvDzY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=dvZ5dArfIuGYzjkxI5lK60PKWrZKKUZ6Df3/WXpTFxz/2fBAXeXk4XtPSPCXtd5TNBRTh0jGR4dkb8PYoHTC3ci9l3LPQYQs71+92tmodrtupyYD6pnWVIeNLlVrWOXqOAK1xKVWv810eNjyaeJwfQUrkBazC87H795+8re5MLE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ToeN8+DL; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Xxn8HxqO; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ToeN8+DL"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Xxn8HxqO" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 658CTkO53658242 for ; Mon, 8 Jun 2026 13:10:53 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= vFBCjbnFRk9zVeIvP3tFUd0Va5w1MdMedUCwfWkE64s=; b=ToeN8+DLKCltdiOf QYvKO6TWXiRhb2XgeqvhBwzN2Wmoo+Yk7SL/hHDmlfMdxvV2u1pVTXmFbfbN86ki CA0Y0iwGePGa/3lHvIoEGuFhywavLko0EgnRJi1PetEf/DMAb2OpWkTo+kKDCNfM /AfsUiD52AYVDDPrsqUfxnk6yp5uENsbQjnv2rD4Sx47ROjtu/9E+w838VdzmAaz nhxsUCrPHWd9afG+hPlR9qIwCZtXxsF4ycTPRUUa6qoL+rIVSBMwd6rscXJyKQ48 02HuCwMaVvJaWL+Z+CfpN/6RVZHNSP5o16l7+jj2zIjAKyB1w6IuqBdXoSWU9zcQ OHf1HA== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4enwsv864j-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 08 Jun 2026 13:10:53 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2befec3fd8fso30120105ad.3 for ; Mon, 08 Jun 2026 06:10:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780924252; x=1781529052; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=vFBCjbnFRk9zVeIvP3tFUd0Va5w1MdMedUCwfWkE64s=; b=Xxn8HxqOTpl7nKV3xK1sK9RpjzPJMOMKZ1FUlrqcc7EciyYPkneXGd2EA1g4os6Fd8 4mjCl/+WPjS+93cSkCMmtidKW6EY/FwydB4qj5lYtuUTDyGlfp21n7R+saa2O4QXzQTy kJ9rvs2XHEQH83UvraYSDPn84fALFW6VHhdBJNJq0qEaf8uXLFQq9zMxQtIoS2osTN9R UJNRN5YB0N9ffkCiMKHAxg4HW56cfOWvTXMh3DSWpxsaqZinYbxxuQct/VG+zBBxymOU J577LvOPeeVtZxGaisilwjhttbZw7mQnrSg1JUXbod8K6nPY5MWs5sjl9MxUO9/qfuMb J5Sg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780924252; x=1781529052; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=vFBCjbnFRk9zVeIvP3tFUd0Va5w1MdMedUCwfWkE64s=; b=Xd3KXRNxxLKTKSyrdeD2kzHYfLY6AgiLcvANMq/1QHFMGINxJsrtm9B5RQkJSI5uf1 GfsBsuWaE3q1MJUT9FITzZP6rFUeZwn10SSlcn1yOWOtnmse2TPzh3K72FSr0kcXpiSM 7cMvsPtt4U0KumPoqgrF9P5Rw0A5nx8NW5KmvGnH8ADlS5+COTU9zXdq4n5dX1ucvP1M vlB6u0FWGarogkh8k4jK/hauZD3ECEUg/H0etSf2SuZcntPoEQ2iJjDk/3VeTA8ZCWPT RncGFNsQ1U/YCK4Wfxbd5f2ei/eVDR7dgMbWpdlYQm1f0olzo5pWm5Pk3JR4S4s1/7op Od1A== X-Forwarded-Encrypted: i=1; AFNElJ/IbAY0hn2DdywPtqmPNwMzaeluAqS2eaA16VU62QnOEx2R2FTgb6E8uRv5unCINFlxxQ8KsiAS2RpYW+0=@vger.kernel.org X-Gm-Message-State: AOJu0YwlkuYTHC/6M8xe3GwyGVRIeiD1IVbrWOrW+PEgZjPGr63hFd3e MtpkG4w+lx3aZHHVRzrwYLhK2WJ0pEA48/I5FUqdj52CO4VnidSop1EbhOrgUwzqO9LMicIKH4h JKKZu2Qn6OGXPXEy0bTUhtYm/MOG5X2FC0Ik3zdtC+uNK89IjWQX//jvdiEYD9d5QlRc= X-Gm-Gg: Acq92OGC45R0rdiBfx0VOI8vDrFwlHCdbgXE8b6YRrqbBPOuenFWkf2eGi1arWU+HUh UsOP/tVv2/r/JmNnIyBntubH9AGuVfA2YPdc+VaerWe6CrdUVC6XHGGkfRkbX8Escr56CNLUg6q vx+m8CYNLhObFnYahOYLDp5WWKfc8T6EkVYLgg0vVU7uz1NcEXuAf+HaGedxa8rMxPCmXJr0nh2 eAvjlTO0Muu+oS6rcH/mE1Yy1AhYZPS03Ln04SvMovMHPRukAvy+1JxTFCVgB9ivI5yrZvkSrmF DUThsbO65KSfpGMpa2yBW0AZPANOkRDtch5WFrOfO9B48JmdsIdavkGabAtxNrWSHw49KnsCEl6 Cw9Tg5IvsSreec8tNSxFhHnhJMKuukNIkeXVz7x+HuYbQwNE= X-Received: by 2002:a17:902:f606:b0:2bf:9760:b963 with SMTP id d9443c01a7336-2c1e810e153mr176407945ad.26.1780924251950; Mon, 08 Jun 2026 06:10:51 -0700 (PDT) X-Received: by 2002:a17:902:f606:b0:2bf:9760:b963 with SMTP id d9443c01a7336-2c1e810e153mr176407605ad.26.1780924251482; Mon, 08 Jun 2026 06:10:51 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c1664ad172sm185235845ad.83.2026.06.08.06.10.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 06:10:51 -0700 (PDT) From: Komal Bajaj Date: Mon, 08 Jun 2026 18:40:22 +0530 Subject: [PATCH v4 02/10] dt-bindings: interconnect: qcom-bwmon: Add Shikra cpu-bwmon compatible Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260608-shikra-dt-m1-v4-2-2114300594a6@oss.qualcomm.com> References: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> In-Reply-To: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Sayantan Chakraborty , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780924231; l=1132; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=Ie2wM60+tAThpQPFlruvov7NzPvO75/SEoFhbJfHGt4=; b=tNkS0s8Bu4a5n5l/WlkzXwkGjZxfxwWSDn+0OvPTRAaen3Spmk3CD/7q+v/+CPsg4O/e9t2jk hXG9g5vRbKrC6qR9FtrD95X6awPWXaSBT3PBCEd5nCvjLnhQCqswj7n X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-GUID: cQlKF2ykYjZ-jQ0rwgwK71zNrLWmIg4u X-Proofpoint-ORIG-GUID: cQlKF2ykYjZ-jQ0rwgwK71zNrLWmIg4u X-Authority-Analysis: v=2.4 cv=dIaWXuZb c=1 sm=1 tr=0 ts=6a26bf5d cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=s2Q_muabT7T23weRVv8A:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA4MDEyNCBTYWx0ZWRfX70VZnFHe7SxW +XfRyl/Q9DoUi08HSIJkkQDtCOi/CZ26y4ZhbhsOvwZIryjdU6qwU7iEKcJqwGK/xtGPDY/ttbG l9iG9RKveujuKbKgxe8msj1IuvfmQNaJ7pFANzYTMqZsz85ibi9c14zqfOOlu33MNi57YDBLFQd KYip9/CPAOfEQ8bKfl7JNKhtd0CLnRzN4/HXXUnH6cTnsYqvt2lSKGDC6dN3JlwhzQIAnvJ8W2P YvqlCjSm7ICysVxErkPkaLTGgq1UlZuRRh8xl0I1b+KZLVBQgrEmegffQLTIHX9Vp+Popo4/WS1 yArF2I24j6i68yCGjupWU18/a5TEM0u0tgCGgwfhFp+jieUVV0Z5++vduA40CohhbKX/Kho0rTk 6di7pEeJRgdC0k1Jkdeum1avLHZ1Ah0G3q99u5C251NlArExEPnsxW0lurlyIQNJHBH2+4HvdA8 +6NGVizfUB4vfC9U0PQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-08_03,2026-06-05_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 lowpriorityscore=0 spamscore=0 malwarescore=0 priorityscore=1501 impostorscore=0 phishscore=0 adultscore=0 bulkscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606080124 From: Sayantan Chakraborty Add the Qualcomm Shikra SoC compatible string for the CPU-to-DDR bandwidth monitor. Shikra has a BWMONv5 for CPU. Signed-off-by: Sayantan Chakraborty Acked-by: Krzysztof Kozlowski Signed-off-by: Komal Bajaj --- Documentation/devicetree/bindings/interconnect/qcom,msm8998-bwmon.yaml | 1= + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/interconnect/qcom,msm8998-bw= mon.yaml b/Documentation/devicetree/bindings/interconnect/qcom,msm8998-bwmo= n.yaml index ff64225e8281..8f6c937e44ce 100644 --- a/Documentation/devicetree/bindings/interconnect/qcom,msm8998-bwmon.yaml +++ b/Documentation/devicetree/bindings/interconnect/qcom,msm8998-bwmon.yaml @@ -52,6 +52,7 @@ properties: - qcom,sa8775p-llcc-bwmon - qcom,sc7180-llcc-bwmon - qcom,sc8280xp-llcc-bwmon + - qcom,shikra-cpu-bwmon - qcom,sm6350-cpu-bwmon - qcom,sm8250-llcc-bwmon - qcom,sm8550-llcc-bwmon --=20 2.34.1 From nobody Tue Jun 9 01:01:42 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 63A2336BCC9 for ; Mon, 8 Jun 2026 13:11:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924263; cv=none; b=eMF9DXAejtmZKTyURWvrqIlpQztNgdX0q/5gvDlXLEguZUifLhUkgW85fz7qf8rDl4TFr8XB+gqWQ9I2LOL+/vsaEl15ngsZoP0/nMGw7VCN/+DsjtZHljdBKvM/dimR8JGyFg4VhsrHu8PDvyLjQcNXelYmGYMgqCvK50aFyhU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924263; c=relaxed/simple; bh=mOqJ9sJg/Xl1Q1NebzWDNEm74bMMGHpQSETPNL3hcA4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=IRjS5byBy+1yHNsDG3zRMmuBT7WxCnrzEelJylQfU/d/pmfGCMBWH8KST8f6xLbY+5fIRDEUjNuyBUwrte8euXwiWwfp5WLfoxXAbkJ4wAH4f3Rdr5OA0HYYq/7gBNHOmY0b3j4YoKMBiLuGOunsZMiX7LJcfXbZWSd2XjuMWso= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ijBQgyJ4; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=AL+Y/Hz0; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ijBQgyJ4"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="AL+Y/Hz0" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 658Cmo393593696 for ; Mon, 8 Jun 2026 13:10:59 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= aItuVwfT0Py17L0Z/j0AtLEycMQjz2A0HhDTz+8vjwU=; b=ijBQgyJ4KNRsQ9MH I5lScRxcxEcd+LlTSWrJL8xagLmXV6j+pfJOMdJRNb6cUPt/Ej0Xz5dRMHk0yNrr Y8TNsrjLQqyylq0fCtov0hctLchBLWd0SyZetvV5CX1dkuAAkaqr7tgzfUfzdv2v 3XQ28xh6H6GY/ULNHSPjQHnuKYB88KYugNNZADFDojMvUGkaX4fSXf7BEIEX0Im0 zSIDzDnSz7BpERFKljOXDpAMm9DPBXGNh0fEZOcG+ck5I3vGv8242WEoDksK5xio QUZ8ceYqHCQ2Gw37g2b5YItSt80kIPxvdYpRczAgV8Ra1vSHi975r9j4feFkQsCH nWKBOA== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4enx2rr3at-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 08 Jun 2026 13:10:59 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2bf11699875so43830975ad.1 for ; Mon, 08 Jun 2026 06:10:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780924258; x=1781529058; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=aItuVwfT0Py17L0Z/j0AtLEycMQjz2A0HhDTz+8vjwU=; b=AL+Y/Hz0bkNNfsFD+LWXrjBeTTGWHHHsgAzFTLi2/bneV+Ej9J83yhR7isNJ5JXeRs LQ/Xb89aNjzriQUOMPfcBGubqyPs6s4kBuDE7jXD7T3G6eImxYvVuQaDCG0YjGlKk4mQ AV+xT9eePpJpY6QAYXQF8ATztw0UK+jN6Hm2Kfno21fL4hJ14E/boUJ4zB714mwhFsNe Pi7Xta6xSFmcfGYhvGFPJxmhiKSR8Voi7Xwpg5tUZmtbhkuy1ODq1CycMwMBQY7RQQ5M 2Dh4p7bvO05Vu4ufdbYgf0d+6gPPaXxV/intFT7b2SNgNVZ+5lkP6nb5ocrK85394oLF ERag== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780924258; x=1781529058; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=aItuVwfT0Py17L0Z/j0AtLEycMQjz2A0HhDTz+8vjwU=; b=tFM1cw4Cu9JOg8cU84R9MOd+BFiGkx65k6uKjj4ZEc9X71z1qxvYfUrmPLAke7snBA duxvbyQGqtAwbfH0EzAcnXqUIYiqGy+W45RDapXevlsNZ7lRopbW+4RyQppH4R70Nr6c YJ4jQmwXCUaG9n/AM0dogvZJ0xNehuusfGhuVievdL8bL7mm6OP1eTVJujAPv9QcQgXt rCuOzTaCgk50sAZ1WyfTbo7vr0XRI2lfQ7OL4aH2vJav//jIPd91Ih0To9mp7Iuv8bUy 7+Cv9xJJKMxDpa+gK5mo6LNIrK0v3b6UaarQMI11qoC2WxCDoYtgC9Fcdp/mk30mr++H emRw== X-Forwarded-Encrypted: i=1; AFNElJ9fRN6osdsf1FFLCw4H7W9RQ9V0fLdXOqmpdLzIYliwIHrhfrgdB68otWx09qjm5GlFgtnFCiejxqhvOKo=@vger.kernel.org X-Gm-Message-State: AOJu0YzHtMnwMlUR5GECm9CqR6su1+xRnMfb5ZXrSDjCMqfccXzENEsL xZ6P5A1j75OenO+C9B+yVpITkCqNpgkCu6b1lqL5MxTxALyyABTln3ncO+cy9eC9oeDqVetxnsm VjnxjXpjOzotv1GEZC+7hZrz1bxnr+H34XJeen8ny7End/ejQ+qVZAW0zHTNpFNThTCU= X-Gm-Gg: Acq92OEV0a1nTJDrJrahSzvrlmX2RqZ55EERF8Y5NJ44wykyPuSObsVPX+sU2FSrc4t pfKFwX+d/rcD5Lj+8OfHBHhAQtdbOQjs2pGZqo84Z0siMphf+L/29oxf+PT755QB9pzHO/tU++c Qj2vyrlK6QmX5h4R2Lf3x8WE2elFbqSIX/JjeeIfZzKsmLEeTKjsHWmG6dBHiGt4aArLpzBH3FN B/J4VxDEuGo+/n10oZeg/geGu0sNx0aOZe8XQWG6lpBtics6abbSmwV6aMMGHvhBdy41dHyBhkX xF2Eo4g/9FKd/y6QhiAaNfIpnWkgUfvmUl5rmmRGu4/97hgKQ0UANe7Xo9Erqd7hhOB6gpGrbo2 6jYCMVfc48wtPVPg7WMUIa5BjjtkUUKHSuZktFckKbCwlCW0= X-Received: by 2002:a17:902:e842:b0:2bc:ac76:c1d0 with SMTP id d9443c01a7336-2c1ec964b51mr135830395ad.17.1780924257861; Mon, 08 Jun 2026 06:10:57 -0700 (PDT) X-Received: by 2002:a17:902:e842:b0:2bc:ac76:c1d0 with SMTP id d9443c01a7336-2c1ec964b51mr135829815ad.17.1780924257156; Mon, 08 Jun 2026 06:10:57 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c1664ad172sm185235845ad.83.2026.06.08.06.10.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 06:10:56 -0700 (PDT) From: Komal Bajaj Date: Mon, 08 Jun 2026 18:40:23 +0530 Subject: [PATCH v4 03/10] arm64: dts: qcom: Add QUPv3 configuration for Shikra Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260608-shikra-dt-m1-v4-3-2114300594a6@oss.qualcomm.com> References: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> In-Reply-To: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Xueyao An , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780924231; l=28783; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=y9FcMApryCw7W1RJ91LNYCDOP86qukWaMJOrGo+FRkE=; b=CQRFqrhPy4HPaTpTFuu4OPL51jAOMNRcYyHTwx3F4t1tOIalmoGLd2K6J58rgQqzrqGXPcmY6 OQH5qHREJKzBXb0iGJsk5tkEkNhEMqHl5AuXmiMkPJi5mzzpjVQPZrp X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-GUID: fFn8Va0ficBiqbn-MCYNGYdIbA7YnTnI X-Proofpoint-ORIG-GUID: fFn8Va0ficBiqbn-MCYNGYdIbA7YnTnI X-Authority-Analysis: v=2.4 cv=JdqMa0KV c=1 sm=1 tr=0 ts=6a26bf63 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=lZImzISf86lFr0hzVWMA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA4MDEyNCBTYWx0ZWRfX3oeAxEkXibqc Kk8u7fzxIsAU9Af6cnb/Jnym0AcxWsKbadr0a5BuxDVL7snLhHooYcrZB4Mnv+ihv4KpBkMPw+u 2HQ+Amfc2mECNF2ehqk+ZAH09sjnEcoca5df2LQ9jkgMECHf4PNDQdOC07INnT10g0kNhVQlly1 U83hHS3vPqg7DKCnRZvwLAA3p3s6h23FO6VI6F39ozrbzuMD37Dmy9Vg+zPVgaYXDtNZb26mOjC j04/b40M+sN2RV+ADdJLyLbvYlbQ4ML/qM+pKSaa13dsll+lbmQbRqgXKjKGdLneLJb1T217KJa 5XQV3hU5BJPX+67dmfKmEcOhMegV0UG5Bcih+WklWDAlWYqozoCSRpDpaLCdxPVr4IPktaBAIUU kug4rgJNgj202nasft9W/Ue3FJ1byftwHRnTRjinIpXA8HEvUT2/Hwo0lpfX+kwh9pOq9iH2nXm yBuCfhr71aYBkck3Rfw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-08_03,2026-06-05_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 bulkscore=0 priorityscore=1501 impostorscore=0 clxscore=1015 lowpriorityscore=0 malwarescore=0 phishscore=0 adultscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606080124 From: Xueyao An Add device tree support for QUPv3 serial engine protocols on Shikra. Shikra has 10 QUP serial engines under a single QUP wrapper, all with support of GPI DMA engines. Signed-off-by: Xueyao An Reviewed-by: Dmitry Baryshkov Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra.dtsi | 951 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 951 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index a4334d99c1f3..e6ec07a865f0 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -6,6 +6,7 @@ #include #include #include +#include #include #include #include @@ -348,6 +349,161 @@ tlmm: pinctrl@500000 { gpio-ranges =3D <&tlmm 0 0 165>; wakeup-parent =3D <&mpm>; =20 + qup_i2c0_data_clk: qup-i2c0-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio2", "gpio3"; + function =3D "qup0_se0"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c1_data_clk: qup-i2c1-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio4", "gpio5"; + function =3D "qup0_se1_01"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c2_data_clk: qup-i2c2-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio6", "gpio7"; + function =3D "qup0_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c3_data_clk: qup-i2c3-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio10", "gpio11"; + function =3D "qup0_se3_01"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c4_data_clk: qup-i2c4-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio12", "gpio13"; + function =3D "qup0_se4_01"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c5_data_clk: qup-i2c5-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio14", "gpio15"; + function =3D "qup0_se5"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c6_data_clk: qup-i2c6-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio18", "gpio19"; + function =3D "qup0_se6"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c7_data_clk: qup-i2c7-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio20", "gpio21"; + function =3D "qup0_se7_01"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c8_data_clk: qup-i2c8-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio22", "gpio23"; + function =3D "qup0_se8"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c9_data_clk: qup-i2c9-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio27", "gpio26"; + function =3D "qup0_se9_01"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_spi0_cs: qup-spi0-cs-state { + pins =3D "gpio1"; + function =3D "qup0_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi0_data_clk: qup-spi0-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio2", "gpio3", "gpio0"; + function =3D "qup0_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi2_cs: qup-spi2-cs-state { + pins =3D "gpio9"; + function =3D "qup0_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi2_data_clk: qup-spi2-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio6", "gpio7", "gpio8"; + function =3D "qup0_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi5_cs: qup-spi5-cs-state { + pins =3D "gpio17"; + function =3D "qup0_se5"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi5_data_clk: qup-spi5-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio14", "gpio15", "gpio16"; + function =3D "qup0_se5"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi6_cs: qup-spi6-cs-state { + pins =3D "gpio29"; + function =3D "qup0_se6"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi6_data_clk: qup-spi6-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio18", "gpio19", "gpio28"; + function =3D "qup0_se6"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi8_cs: qup-spi8-cs-state { + pins =3D "gpio25"; + function =3D "qup0_se8"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi8_data_clk: qup-spi8-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio22", "gpio23", "gpio24"; + function =3D "qup0_se8"; + drive-strength =3D <6>; + bias-disable; + }; + qup_uart0_default: qup-uart0-default-state { pins =3D "gpio0", "gpio1"; function =3D "qup0_se0"; @@ -355,6 +511,105 @@ qup_uart0_default: qup-uart0-default-state { bias-disable; }; =20 + qup_uart1_default: qup-uart1-default-state { + pins =3D "gpio4", "gpio5"; + function =3D "qup0_se1_23"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart2_default: qup-uart2-default-state { + /* TX, RX */ + pins =3D "gpio8", "gpio9"; + function =3D "qup0_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_uart2_cts_rts: qup-uart2-cts-rts-state { + /* CTS, RTS */ + pins =3D "gpio6", "gpio7"; + function =3D "qup0_se2"; + drive-strength =3D <2>; + bias-pull-down; + }; + + qup_uart3_default: qup-uart3-default-state { + pins =3D "gpio10", "gpio11"; + function =3D "qup0_se3_23"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart4_default: qup-uart4-default-state { + pins =3D "gpio12", "gpio13"; + function =3D "qup0_se4_23"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart5_default: qup-uart5-default-state { + /* TX, RX */ + pins =3D "gpio16", "gpio17"; + function =3D "qup0_se5"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_uart5_cts_rts: qup-uart5-cts-rts-state { + /* CTS, RTS */ + pins =3D "gpio14", "gpio15"; + function =3D "qup0_se5"; + drive-strength =3D <2>; + bias-pull-down; + }; + + qup_uart6_default: qup-uart6-default-state { + /* TX, RX */ + pins =3D "gpio28", "gpio29"; + function =3D "qup0_se6"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_uart6_cts_rts: qup-uart6-cts-rts-state { + /* CTS, RTS */ + pins =3D "gpio18", "gpio19"; + function =3D "qup0_se6"; + drive-strength =3D <2>; + bias-pull-down; + }; + + qup_uart7_default: qup-uart7-default-state { + pins =3D "gpio20", "gpio21"; + function =3D "qup0_se7_23"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart8_default: qup-uart8-default-state { + /* TX, RX */ + pins =3D "gpio24", "gpio25"; + function =3D "qup0_se8"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_uart8_cts_rts: qup-uart8-cts-rts-state { + /* CTS, RTS */ + pins =3D "gpio22", "gpio23"; + function =3D "qup0_se8"; + drive-strength =3D <2>; + bias-pull-down; + }; + + qup_uart9_default: qup-uart9-default-state { + pins =3D "gpio26", "gpio27"; + function =3D "qup0_se9_23"; + drive-strength =3D <2>; + bias-disable; + }; + sdc1_state_on: sdc1-on-state { clk-pins { pins =3D "sdc1_clk"; @@ -604,6 +859,34 @@ opp-384000000 { }; }; =20 + gpi_dma0: dma-controller@4a00000 { + compatible =3D "qcom,shikra-gpi-dma", "qcom,sm6350-gpi-dma"; + reg =3D <0x0 0x04a00000 0x0 0x60000>; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + + dma-channels =3D <16>; + dma-channel-mask =3D <0xff>; + #dma-cells =3D <3>; + + iommus =3D <&apps_smmu 0xf6 0x0>; + }; + qupv3_0: geniqup@4ac0000 { compatible =3D "qcom,geni-se-qup"; reg =3D <0x0 0x04ac0000 0x0 0x2000>; @@ -613,10 +896,75 @@ qupv3_0: geniqup@4ac0000 { clock-names =3D "m-ahb", "s-ahb"; =20 + iommus =3D <&apps_smmu 0xe3 0x0>; + #address-cells =3D <2>; #size-cells =3D <2>; ranges; =20 + status =3D "disabled"; + + i2c0: i2c@4a80000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4a80000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 0 QCOM_GPI_I2C>, + <&gpi_dma0 1 0 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c0_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi0: spi@4a80000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x4a80000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma0 0 0 QCOM_GPI_SPI>, + <&gpi_dma0 1 0 QCOM_GPI_SPI>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_spi0_data_clk>, <&qup_spi0_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + uart0: serial@4a80000 { compatible =3D "qcom,geni-debug-uart"; reg =3D <0x0 0x04a80000 0x0 0x4000>; @@ -638,6 +986,609 @@ &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, =20 status =3D "disabled"; }; + + i2c1: i2c@4a84000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4a84000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 1 QCOM_GPI_I2C>, + <&gpi_dma0 1 1 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c1_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart1: serial@4a84000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04a84000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart1_default>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + + i2c2: i2c@4a88000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4a88000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + pinctrl-0 =3D <&qup_i2c2_data_clk>; + pinctrl-names =3D "default"; + + dmas =3D <&gpi_dma0 0 2 QCOM_GPI_I2C>, + <&gpi_dma0 1 2 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi2: spi@4a88000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x4a88000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma0 0 2 QCOM_GPI_SPI>, + <&gpi_dma0 1 2 QCOM_GPI_SPI>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_spi2_data_clk>, <&qup_spi2_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart2: serial@4a88000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04a88000 0x0 0x4000>; + + interrupts-extended =3D <&intc GIC_SPI 529 IRQ_TYPE_LEVEL_HIGH 0>, + <&tlmm 9 IRQ_TYPE_LEVEL_HIGH>; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart2_default>, <&qup_uart2_cts_rts>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + + i2c3: i2c@4a8c000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4a8c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 3 QCOM_GPI_I2C>, + <&gpi_dma0 1 3 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c3_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart3: serial@4a8c000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04a8c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart3_default>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + + i2c4: i2c@4a90000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4a90000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S4_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 4 QCOM_GPI_I2C>, + <&gpi_dma0 1 4 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c4_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart4: serial@4a90000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04a90000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S4_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart4_default>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + + i2c5: i2c@4a94000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4a94000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S5_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 5 QCOM_GPI_I2C>, + <&gpi_dma0 1 5 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c5_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi5: spi@4a94000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x4a94000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S5_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma0 0 5 QCOM_GPI_SPI>, + <&gpi_dma0 1 5 QCOM_GPI_SPI>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_spi5_data_clk>, <&qup_spi5_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart5: serial@4a94000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04a94000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S5_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart5_default>, <&qup_uart5_cts_rts>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + + i2c6: i2c@4a98000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4a98000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S6_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 6 QCOM_GPI_I2C>, + <&gpi_dma0 1 6 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c6_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi6: spi@4a98000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x4a98000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S6_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma0 0 6 QCOM_GPI_SPI>, + <&gpi_dma0 1 6 QCOM_GPI_SPI>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_spi6_data_clk>, <&qup_spi6_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart6: serial@4a98000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04a98000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S6_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart6_default>, <&qup_uart6_cts_rts>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + + i2c7: i2c@4a9c000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4a9c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S7_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 7 QCOM_GPI_I2C>, + <&gpi_dma0 1 7 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c7_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart7: serial@4a9c000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04a9c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S7_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart7_default>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + + i2c8: i2c@4aa0000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4aa0000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S8_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 8 QCOM_GPI_I2C>, + <&gpi_dma0 1 8 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c8_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi8: spi@4aa0000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x4aa0000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S8_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma0 0 8 QCOM_GPI_SPI>, + <&gpi_dma0 1 8 QCOM_GPI_SPI>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_spi8_data_clk>, <&qup_spi8_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart8: serial@4aa0000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04aa0000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S8_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart8_default>, <&qup_uart8_cts_rts>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + + i2c9: i2c@4aa4000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4aa4000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S9_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 9 QCOM_GPI_I2C>, + <&gpi_dma0 1 9 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c9_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart9: serial@4aa4000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04aa4000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S9_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart9_default>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; }; =20 sram@c11e000 { --=20 2.34.1 From nobody Tue Jun 9 01:01:42 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DF4B9370ACD for ; Mon, 8 Jun 2026 13:11:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924266; cv=none; b=BltrpaRtffH1aTeKNyBJm6/bdSq5aJ0vMvnIHkSyPrxTLfH2wZpdrXO740sebUfXzpIbgJearnnsrJ7xgihyDhpV/3bxCbxPW7Crt5P2dzNzUBAK3W+iu6SC2E8qas0ZvXabbD6HEPqmFITbZ6kNOzju62sEBZ3M3vemK8TLh8w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924266; c=relaxed/simple; bh=DQT/zNqQq2aLAulWAmnNWMK9zqPYRi41u9uyToFunqg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hZF1qyDG5Cr5H9lxz4y6KJsOFc/BZWbDnAXudCfIPnvwDbXZJMbxaSqlwUOrcB7depjR8KmUXVQXLqmJR6U8X5zs4VoWAA5tpW71wtcIsFtVxaxEYlzCH6dhkpLSZR3yvJ1o2nsXO1frzBGsE4ObwGsbXs9iA+PnsoaAWEIXvW4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=PLjpSp9x; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=JslgQqjD; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="PLjpSp9x"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="JslgQqjD" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 658B9Tb43038240 for ; Mon, 8 Jun 2026 13:11:04 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= F3241F3HoYz+LUKnQSLUvVf8IiSZldKm42safL2GW/U=; b=PLjpSp9xJ1iVcLha SlOxzU0r+fTsHCyl5swAYh5dVkL6iFaZ6NoZoIkbWl3MHXeANjTcE2sxDX7ZOF4d v3PKnHzVa2MLrarxqcNqxMDtrD/5oe0ZDdBpT7X+10G5eTzgWL84kSrNaqflDIMd yPGGeVtXIu6rSt1M8YlcrU+z1XINGRRoxgyA2DWUkhDH5/fWUYf4rQsDJIR06POM FDUhltg+qaqLLN5NFYskNya5WWIYEevE2uGhqDBQcVW0ggG2IR9waWRVJfzAUmK/ m2lP0d17m5hjXUfxyIdPtS/enh0mS4h4OT0Hxox5ItBZg3HIC5UFGDm7Ycuie9q3 CEtT6w== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4envaj8jmf-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 08 Jun 2026 13:11:04 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2c0d0516ad7so45200955ad.0 for ; Mon, 08 Jun 2026 06:11:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780924263; x=1781529063; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=F3241F3HoYz+LUKnQSLUvVf8IiSZldKm42safL2GW/U=; b=JslgQqjDHl6Ovg1PmSBz2tiIfRliDYN7Y4DTMDMrBkVBtvhg0N6Eaae5RcgAq2Ra9M Yb+kWO717cW/huhgwSpb4VafJZK7P0/swNc56cecCw7SxtOOb5F4WajGz/F3YoZZ0Z+H MPbG3hPqKuR+xmWozhhFiOGoz74uoQARGTaihCzYCZJAfuAG/1tuJh5e+TbjoTP+hEoZ uoqe5ugyenzH5wOlApAr4T4qeD2oc/i/wqWh5Th9bb/YZ1/dtopxGUNHL4QGTYR7j2cG XbCkjsA2UIX87McHPVdmjiVfByqb9xnX7qyVyrjbr3F9VSaw9naxi/VayxLWWoV8pRKl 57pA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780924263; x=1781529063; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=F3241F3HoYz+LUKnQSLUvVf8IiSZldKm42safL2GW/U=; b=bFqVXnqWWiHgU6VpDbCmR2CvTHzNOSAOF4LuvJB7+Cxlk7DtuGxHW+42A9mdz9vnCa LA4JUcpgmsdJTlgikKeGQbN0Msbd73po3ISaMaKR30+3yB/23+Zi9kvj0lvdPixNwx/T k0LcBul7TdeWm/cddhExUVYTNhIFHkx2H+uJROgvSaI5kM4xEHB/dbLYzoqwuzv9ult3 UBLjLPuRN06XuZ8h+Ec//WgYcV3aKXRIJqIvrkikpblvfCWIuyOOFYoIK7fRS6X1lK52 h/xJ6T2zhyCzELKR+hud11F9kLPqcKUMEceYqOwnQSM+jUmrWU8hsei3o00Rp2EHhSR6 ky3Q== X-Forwarded-Encrypted: i=1; AFNElJ/zEkaEwrJP+IVeVXvw0DAxZWV5H4HcVLt4QoFqPlrTqEkJLH/eZwv2zx69vvaKIL3aVX95CWtP6bEog58=@vger.kernel.org X-Gm-Message-State: AOJu0YyKOqFeapgy8NoKMT0MapxAZe5UUGn6A9n5t6PQf8Ac2BqGuK/V 3A7ahKx79jvWA/m/3kzNzq2WcCw0+8TUxQa4jy7jFKodOBj0LXlODF7hV4Oi6JgNZbfi5GW3NXY M7P7LbikVa3NUJVDe7WKBsnIghko24TO+mohB3wU//S5vvKz7FzH1ZK2vIOiJjTC3zrY= X-Gm-Gg: Acq92OHyrKsgww8wr39N53i3mUQRVKpW0vPlvo/YhQtuA5f0BInl/LwbEu3MXB0DObk AdADeMPi36WSrlKar098VNHK0BAGG4rTUzFWlVxLoA8sbukic5pZY9PtAvM7Yf++YanXpNVV5nU FnepffkGXKVDvnvY7S83KtbHGtDN3p+ZrOnfjRu55dNi6kH2MeYfKmda1ulqmuKsx8XhS4a+sDT BQF2Rj6wzR5m/uIzC4x/CMCTZI4/XdSKWcOGu4TDsC1cm+VhPSgWHA/SUK0d6DLFyXEVoI6O6NT jpXEH7NbSt4K4j7S3RBWjo71ZMubUM0fepAeVrNfJYN9UqrR+eRrJBQVL6L/ItP8WpDgFumY9ki Q/uOKR0TocvXAAg9eX9T6y+OGK0bAF+vsZUiyT3ujLh3GZJE= X-Received: by 2002:a17:902:da8a:b0:2bf:305a:310d with SMTP id d9443c01a7336-2c1e7f92548mr183184345ad.24.1780924263466; Mon, 08 Jun 2026 06:11:03 -0700 (PDT) X-Received: by 2002:a17:902:da8a:b0:2bf:305a:310d with SMTP id d9443c01a7336-2c1e7f92548mr183183815ad.24.1780924263007; Mon, 08 Jun 2026 06:11:03 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c1664ad172sm185235845ad.83.2026.06.08.06.10.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 06:11:02 -0700 (PDT) From: Komal Bajaj Date: Mon, 08 Jun 2026 18:40:24 +0530 Subject: [PATCH v4 04/10] arm64: dts: qcom: shikra: Add DDR BWMON support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260608-shikra-dt-m1-v4-4-2114300594a6@oss.qualcomm.com> References: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> In-Reply-To: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Sayantan Chakraborty , Konrad Dybcio , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780924231; l=1830; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=7ByKGzzDTD14i4DIQy9VognEH4x590vwDySV2Co3gPA=; b=nsZErkUbo/EXqASccR2ilHGqPbl/KdmXeGHwHAHGIBrjgMHzdglD4X0gd5IuKNYU/zbDE7RJ9 FBjLaA0SeQ7BiEIweGWqNmb6hg54PGGtv7fa6AVcuinOiHZhiHZeSj9 X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-GUID: 08ysol02BkmljYr046cpeasxDgh0kE0v X-Authority-Analysis: v=2.4 cv=eo3vCIpX c=1 sm=1 tr=0 ts=6a26bf68 cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8 a=iYP2JlN40lpobhLRj-8A:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-ORIG-GUID: 08ysol02BkmljYr046cpeasxDgh0kE0v X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA4MDEyNCBTYWx0ZWRfXztc2gkLJxprE /C34BPXU8RzSegkbhKadoTHBVGICj1u9SQ4dCSUtDGKlfILMhvyFYRK+x3zOKamqUW9Am2Z9N06 DTZx3P3yY3/v2rZ5Mx2geKLqY053CB3OPyL456C+YqVruuIpi1/PxDV8NuUwLSwDUygrkMX5S7u uZZbyYCn7CYHcxnBtUp1zoxoZGWLS6VpQhBdTIwSXuTKZb5YhSifG94R6YXYktumYEmMWGuKjPt 3dYT+Oj0WTpCVjkXjecPF16hxmJizgZ23u+jo/bj+ccXPBvSqwXQDKPrfY0VNK4Mnwlxqw/KWG2 SdBg5S6Y9QohneizAxTXagIBCP3RttTSjumLVfbDHq7aL9upSZfXoHNSJMBmuQK2cY2MH7+3uCj IiYHhKU4GTj5OjJ8QNB1mjgfMaDloi/JVKxsTPJKBRk3BAVmQjwOuOtwgS/NikKyVNFhyKITsmI /aTLFbiVaB3HkTtVdGw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-08_03,2026-06-05_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 spamscore=0 phishscore=0 clxscore=1015 bulkscore=0 malwarescore=0 adultscore=0 lowpriorityscore=0 suspectscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606080124 From: Sayantan Chakraborty Add CPU-to-DDR BWMON nodes and their corresponding opp tables for Shikra SoC. This is necessary to enable power management and optimize system performance from the perspective of dynamically changing DDR frequencies. Signed-off-by: Sayantan Chakraborty Reviewed-by: Konrad Dybcio Reviewed-by: Dmitry Baryshkov Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra.dtsi | 40 ++++++++++++++++++++++++++++++++= ++++ 1 file changed, 40 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index e6ec07a865f0..ec1bfebed226 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -661,6 +661,46 @@ rclk-pins { }; }; =20 + pmu@c91000 { + compatible =3D "qcom,shikra-cpu-bwmon", "qcom,sc7280-llcc-bwmon"; + reg =3D <0x0 0x00c91000 0x0 0x1000>; + + interrupts =3D ; + + interconnects =3D <&mem_noc MASTER_AMPSS_M0 RPM_ACTIVE_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ACTIVE_TAG>; + + operating-points-v2 =3D <&cpu_bwmon_opp_table>; + + cpu_bwmon_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-0 { + opp-peak-kBps =3D <1200000>; + }; + + opp-1 { + opp-peak-kBps =3D <2188000>; + }; + + opp-2 { + opp-peak-kBps =3D <3072000>; + }; + + opp-3 { + opp-peak-kBps =3D <4068000>; + }; + + opp-4 { + opp-peak-kBps =3D <6220000>; + }; + + opp-5 { + opp-peak-kBps =3D <7216000>; + }; + }; + }; + mem_noc: interconnect@d00000 { compatible =3D "qcom,shikra-mem-noc-core"; reg =3D <0x0 0x00d00000 0x0 0x43080>; --=20 2.34.1 From nobody Tue Jun 9 01:01:42 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 73F5F33E34B for ; Mon, 8 Jun 2026 13:11:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924273; cv=none; b=uZZzrioZj97e8IB0WkHyAHMVR3No5NvHH70hDKC2Utn2lgQDX5tKpF6kr2N67FjK4S+DUkYRMFbLkSHv0TZ20hcbXjv2bv9pU7zWK+0mHdIKUvusxpamiw+0XGcWzut8uKsi/jjXOqB1QwoaktL13T6HGsTvjLkQOgp8p4lhzLo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924273; c=relaxed/simple; bh=SdbwvMMv6a5NmwXe2VQdI4rHXib/Ucc+Z0MDFPUTd6k=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ewcF7F3inIdEPYIEwWxRsIUX+zU8Fw9ED5ZjrtJ3q45/Yy86254gYAuKxDLiimFgD3I2guEJ7cKOps+1fOYSatfdcm44dRnZHoOlVkuCAOjLlnq4AsBWyjni7CqTrvni50IkgP1xK7wbuGxrtIlk63X7ZRhUrw2sJto4gbQnDHM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=kVr4ZqOJ; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=R3d7ol2c; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="kVr4ZqOJ"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="R3d7ol2c" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 658B9Sxg2965404 for ; Mon, 8 Jun 2026 13:11:11 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= FYX/1SfGtE4IOnpg86dyCjedLKkwcW5STf53i5veqcQ=; b=kVr4ZqOJ0E0pr3sh bZYwCmFg/mRb2QTxq8cLdXHnbouR3GxdLZXfJwnVHKSfOYWFiB5MsuKaJfuZaTgt +cCN5q+xF7vTyN4mLQy+DO82er5E/eKNVhXoga3B9neX+dNV4nrBt0aEFVOK31bt mVIb3WJhLAdVoJFj69KEY8tnQrOvFsbsjLPNjDUrsGs195lLFSUg076kHNOD6e9y /a2jvm9jofzSZoRzHFIAdpyzi12oobkhLgjB1O3ai/Rrlq4JqOJrwa6vY6KyiuuS ZByAuUk+V3ZLlXO/Jo2ppBK78zUPJAkFJCXLq8w0HErdZt0kLtfVysXMKUYeneHB Ecz8iw== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4entrks23n-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 08 Jun 2026 13:11:10 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2bf0b7425bbso86393235ad.0 for ; Mon, 08 Jun 2026 06:11:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780924270; x=1781529070; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=FYX/1SfGtE4IOnpg86dyCjedLKkwcW5STf53i5veqcQ=; b=R3d7ol2c5u0SWauYvsCezPLY2pgciQyM6r9EeGEI8qAwvUgRo5Z2wmVf20Fnmb6O6Q 3JTkdxfW7Cx/MbX9Uxw7cna11N/LP+o2CtQKHQnQMrXGQjdryV/OiR0NmBj/OgzWPYwc VVgZNcIrv/qQvPn5dwWB3HDn+x0oKZJC01kUMlMOrnJ1fRfVYCfzMMsdNkMODyvjXsOA ah7pUiUh7cbTJ5HgjGr7JkE3bjWpfwMe4lrqsMsqd29hAeuNwVYol5I3vsyAcHCnrbSJ I867qd7JlbCxGSlOsFqNoVPnA/pZwAkPTicMifuh106wEzJ8m1oJnW2i9MRd4YX/y20C rBPA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780924270; x=1781529070; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=FYX/1SfGtE4IOnpg86dyCjedLKkwcW5STf53i5veqcQ=; b=bgk2lSRsrpplifIbzRQti70sXdJPF4jnQ6sW+LCvWnTohqvYp0YHNy030ba2ElJ1qK 6Sv1SZQJqxdQwA3XX3++u32RKbCjOeY/DckR8XtBA7I3PKD1c7xqkzQUcPc9zFDoiFaP w0479SESN18aIdHl2g/ljOtm2yr+KjLhW69ggXDerDWsM0MZCNJdCicYPWyoaUJkER3S YEWrMzk1p+q4jz0Mjx7pqttU+SKcQodLjAsMAGMpZVr/SrZ+elp/q3xEM6NyPvQSU/QI BelCJ83ZkbsbpzRo3oibM8yyWZICSfisYnPnY+yGPpKrB0y/F3jz8wt9f+AXdg5SgB7x 0dgQ== X-Forwarded-Encrypted: i=1; AFNElJ+L8RgvYGCwSDHiQsYRqibxt/aMyRyd+77ym9uXgfwSgCFEXyMVrcwQ0zajrNxQoe4pJjE+LXEyICOppEM=@vger.kernel.org X-Gm-Message-State: AOJu0YyT3JGhAwtv8WHz9Ka+4ozSykCPolNjhlSK35MG9ItJrqh0ZEyi SucoTnYWSqmd/aQ60BshOP5/ohH44LEARmyGiseWL58kBe26FcHDSNdI739anvq+znbT6Oh0EAz i2FivwW1BwVUxf5jRDaEK1XxexmaNmAmYNf9OOGFrbz7to39YlxF9sOJLBKdEGLAYSQzBejHnEo s= X-Gm-Gg: Acq92OGiqnJd1MIKCEsGR56lGwq+JXNFXBCvwipQba8l32XNxn7uXIB9iO+Zmo6yA+8 xWNzAqFcnWS/E9vpN2ogF5ZUmw2minf/AfGtGVhG7Hz9Z3XqtPrZtNFdrXO+VPydpLFQwpZIiHs SS3hH+N/rs85FO2YpNJXmtf8i12jvJxnGDmJk7DlHrHFJsmpE84OkjnowdKUVHG00T35Mm6SmB/ Y6pj7o6Yz0vhj6y7S3+I3lIikzaHpl/WwVvrWx7y1gzHFRtGrv7j06I6Kk4K8A89QcVY7Cch/Ph Ww4jVrYXdfV4ZksUV856hHCG0aEY0Kskp7wAeMN+bCThjcgEImS5kYSlciuGP/FVsAwXIQyIEFV YrUuRU2wCSufN/+rxoDL9Md9It356onmALpmhcdTvvVIpB2w= X-Received: by 2002:a17:903:b8d:b0:2b4:656b:aeb0 with SMTP id d9443c01a7336-2c1e835b26cmr186250935ad.35.1780924270083; Mon, 08 Jun 2026 06:11:10 -0700 (PDT) X-Received: by 2002:a17:903:b8d:b0:2b4:656b:aeb0 with SMTP id d9443c01a7336-2c1e835b26cmr186250355ad.35.1780924269600; Mon, 08 Jun 2026 06:11:09 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c1664ad172sm185235845ad.83.2026.06.08.06.11.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 06:11:09 -0700 (PDT) From: Komal Bajaj Date: Mon, 08 Jun 2026 18:40:25 +0530 Subject: [PATCH v4 05/10] arm64: dts: qcom: shikra: Add cpufreq-hw, EPSS L3 interconnect and OPP tables Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260608-shikra-dt-m1-v4-5-2114300594a6@oss.qualcomm.com> References: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> In-Reply-To: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Aastha Pandey , Imran Shaik , Raviteja Laggyshetty , Sayantan Chakraborty , Konrad Dybcio , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780924231; l=6222; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=SdbwvMMv6a5NmwXe2VQdI4rHXib/Ucc+Z0MDFPUTd6k=; b=vMMhQ7jkOlmaM0mICeNrh360/X7K0ENo2PjsTS6mSZztYyaieS7b77nX0N85ym5MtKkCPPRTA amnFZbdniqcAp4zZRutDc34p1pncc9+xSy02FwCPNvJRn2JsTkqecWg X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-ORIG-GUID: KshLOZyCAYt_lIdqW-5vZQ0Qrcmi45Xi X-Authority-Analysis: v=2.4 cv=Z+3c2nRA c=1 sm=1 tr=0 ts=6a26bf6e cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=Hmkr-C8MtNtjzj7I6joA:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-GUID: KshLOZyCAYt_lIdqW-5vZQ0Qrcmi45Xi X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA4MDEyNCBTYWx0ZWRfXyCSFPdGEbvjt wTz4JTVhn0zKDt7bLp7Je2+Z9Pk5HQ9ZlLNYsALFkWnWkpepGysek48pJdqHBztAGBCtBECGWDb TdmbqcW+yIOHMgMVhC5+LjnROXNA2Afsy+Toh8+Db7Xv9DO3HuwLZ7iL2SuvP/R85MDWnd7eWg9 6BJyazXKr6sAOoOVrWGqFkp9ndOAK+nsHKasMmeujT037Suss9PH09BUSiZT5YBcP0ux0NdwtHR 9JkHTKd8Mwu96GUfGaO31NfDcGAntGXB8Sf+/6mT3vRag+N2HP6/GzF3IX7ziMk3+vrMkNV7mz2 MMDGN4spBsNeF4RsJoC7snUy+PMNnIJwOnKJ1nWvs3pPxpoLjbNk0rKO10Yd8tTWpuQKhnvU776 cYizQRhJJ49MbaIyMSBt4t5Kq1TbDexxFZL6yW3DaVHLLydCoUbdSOH9ck5PISYdJL/IpEux4ND 48V1+YwKZHngRfHeacQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-08_03,2026-06-05_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 bulkscore=0 malwarescore=0 suspectscore=0 clxscore=1015 adultscore=0 priorityscore=1501 spamscore=0 impostorscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606080124 Add cpufreq-hw node to support cpufreq scaling on Qualcomm Shikra SoCs. Also, add Epoch Subsystem (EPSS) L3 interconnect provider node and OPP tables required to scale DDR and L3 per freq-domain on Shikra SoC. Co-developed-by: Aastha Pandey Signed-off-by: Aastha Pandey Co-developed-by: Imran Shaik Signed-off-by: Imran Shaik Co-developed-by: Raviteja Laggyshetty Signed-off-by: Raviteja Laggyshetty Co-developed-by: Sayantan Chakraborty Signed-off-by: Sayantan Chakraborty Reviewed-by: Konrad Dybcio Reviewed-by: Dmitry Baryshkov Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra.dtsi | 125 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 125 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index ec1bfebed226..309ebe515814 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -6,6 +6,7 @@ #include #include #include +#include #include #include #include @@ -44,6 +45,14 @@ cpu0: cpu@0 { next-level-cache =3D <&l3>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; + clocks =3D <&cpufreq_hw 0>; + qcom,freq-domain =3D <&cpufreq_hw 0>; + #cooling-cells =3D <2>; + operating-points-v2 =3D <&cpu0_opp_table>; + interconnects =3D <&mem_noc MASTER_AMPSS_M0 RPM_ACTIVE_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ACTIVE_TAG>, + <&epss_l3 MASTER_EPSS_L3_APPS + &epss_l3 SLAVE_EPSS_L3_SHARED>; }; =20 cpu1: cpu@100 { @@ -54,6 +63,14 @@ cpu1: cpu@100 { next-level-cache =3D <&l3>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; + clocks =3D <&cpufreq_hw 0>; + qcom,freq-domain =3D <&cpufreq_hw 0>; + #cooling-cells =3D <2>; + operating-points-v2 =3D <&cpu0_opp_table>; + interconnects =3D <&mem_noc MASTER_AMPSS_M0 RPM_ACTIVE_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ACTIVE_TAG>, + <&epss_l3 MASTER_EPSS_L3_APPS + &epss_l3 SLAVE_EPSS_L3_SHARED>; }; =20 cpu2: cpu@200 { @@ -64,6 +81,14 @@ cpu2: cpu@200 { next-level-cache =3D <&l3>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; + clocks =3D <&cpufreq_hw 0>; + qcom,freq-domain =3D <&cpufreq_hw 0>; + #cooling-cells =3D <2>; + operating-points-v2 =3D <&cpu0_opp_table>; + interconnects =3D <&mem_noc MASTER_AMPSS_M0 RPM_ACTIVE_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ACTIVE_TAG>, + <&epss_l3 MASTER_EPSS_L3_APPS + &epss_l3 SLAVE_EPSS_L3_SHARED>; }; =20 cpu3: cpu@300 { @@ -74,6 +99,14 @@ cpu3: cpu@300 { next-level-cache =3D <&l2_3>; capacity-dmips-mhz =3D <1946>; dynamic-power-coefficient =3D <489>; + clocks =3D <&cpufreq_hw 1>; + qcom,freq-domain =3D <&cpufreq_hw 1>; + #cooling-cells =3D <2>; + operating-points-v2 =3D <&cpu3_opp_table>; + interconnects =3D <&mem_noc MASTER_AMPSS_M0 RPM_ACTIVE_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ACTIVE_TAG>, + <&epss_l3 MASTER_EPSS_L3_APPS + &epss_l3 SLAVE_EPSS_L3_SHARED>; =20 l2_3: l2-cache { compatible =3D "cache"; @@ -132,6 +165,71 @@ memory@80000000 { reg =3D <0x0 0x80000000 0x0 0x0>; }; =20 + cpu0_opp_table: opp-table-cpu0 { + compatible =3D "operating-points-v2"; + opp-shared; + + opp-768000000 { + opp-hz =3D /bits/ 64 <768000000>; + opp-peak-kBps =3D <1200000 17817600>; + }; + + opp-1017600000 { + opp-hz =3D /bits/ 64 <1017600000>; + opp-peak-kBps =3D <2188000 25804800>; + }; + + opp-1094400000 { + opp-hz =3D /bits/ 64 <1094400000>; + opp-peak-kBps =3D <3072000 30105600>; + }; + + opp-1497600000 { + opp-hz =3D /bits/ 64 <1497600000>; + opp-peak-kBps =3D <4068000 38707200>; + }; + + opp-1612800000 { + opp-hz =3D /bits/ 64 <1612800000>; + opp-peak-kBps =3D <6220000 43008000>; + }; + + opp-1804800000 { + opp-hz =3D /bits/ 64 <1804800000>; + opp-peak-kBps =3D <7216000 43622400>; + }; + }; + + cpu3_opp_table: opp-table-cpu3 { + compatible =3D "operating-points-v2"; + opp-shared; + + opp-1017600000 { + opp-hz =3D /bits/ 64 <1017600000>; + opp-peak-kBps =3D <2188000 25804800>; + }; + + opp-1190400000 { + opp-hz =3D /bits/ 64 <1190400000>; + opp-peak-kBps =3D <3072000 30105600>; + }; + + opp-1497600000 { + opp-hz =3D /bits/ 64 <1497600000>; + opp-peak-kBps =3D <4068000 38707200>; + }; + + opp-1708800000 { + opp-hz =3D /bits/ 64 <1708800000>; + opp-peak-kBps =3D <6220000 43008000>; + }; + + opp-1900800000 { + opp-hz =3D /bits/ 64 <1900800000>; + opp-peak-kBps =3D <7216000 43622400>; + }; + }; + pmu-a55 { compatible =3D "arm,cortex-a55-pmu"; interrupts =3D ; @@ -1820,6 +1918,33 @@ frame@f42d000 { status =3D "disabled"; }; }; + + epss_l3: interconnect@fd90000 { + compatible =3D "qcom,shikra-epss-l3"; + reg =3D <0x0 0x0fd90000 0x0 0x1000>; + clocks =3D <&rpmcc RPM_SMD_XO_CLK_SRC>, <&gcc GPLL0>; + clock-names =3D "xo", "alternate"; + #interconnect-cells =3D <1>; + }; + + cpufreq_hw: cpufreq@fd91000 { + compatible =3D "qcom,shikra-epss"; + reg =3D <0x0 0x0fd91000 0x0 0x1000>, + <0x0 0x0fd92000 0x0 0x1000>; + reg-names =3D "freq-domain0", + "freq-domain1"; + + clocks =3D <&rpmcc RPM_SMD_XO_CLK_SRC>, <&gcc GPLL0>; + clock-names =3D "xo", "alternate"; + + interrupts =3D , + ; + interrupt-names =3D "dcvsh-irq-0", + "dcvsh-irq-1"; + + #freq-domain-cells =3D <1>; + #clock-cells =3D <1>; + }; }; =20 timer { --=20 2.34.1 From nobody Tue Jun 9 01:01:42 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F109737F727 for ; Mon, 8 Jun 2026 13:11:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924279; cv=none; b=mfbOnjEQbQdlzhHqJHUDPnQnEt+Y9KwVsdtcjFM9Ww+tklJyF3n1yf4TAmvzX2nUfW89upNwmqm6H2U23h2MGwJ/LuB6pXq1PGAXru4dLC88MZKJwzSHg2y4UpJYivlZGS4L38ebgHn89O32mb3HdzhdsAdzGDMciZnWiu17WAE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924279; c=relaxed/simple; bh=jR6YhV5ep5pLBOPLg761UDA0PjAz0VbTKnHKpTcW+ho=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=uVPlsu5oBYlqrtJsn8afZNolW0cTBEo5LqJhK/XVrKTomo4b+MBl9j7mTgfz5q8Ruaon8kB/gyNc8jpUggzQxOnI5zP49tyAfkcScWkY+URK1YHHHPqJd9ZGGqV76ovSUmOsv4M3z1OjKYlUrUN3msUU0Qz/mbjlSxmZs5Opxko= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=pLZoXsex; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=icF5Ea+C; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="pLZoXsex"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="icF5Ea+C" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 658CnGnB3594662 for ; Mon, 8 Jun 2026 13:11:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= I/wz/9NOwSAVpwWiAKx19eaHSA1euzCq6tjGAxoB9aw=; b=pLZoXsexosy80BEm FgbM5oPIX/uS9H+lZ7EBAX+DHYfslx0F4oNEamHsNNSnQi/DZ/yIhMdhObkNOUC1 7leZVzg8A7gz9Z5Q+G/zmlBARu/2lgBDF2pOhxN4esEueiGfxEd4S4PdF3vCLMLG Z/ZUP6/leVGMhBG6tXIhZ/Xf0gsDq2SdANMaz0sgOuO2DdpNgLskdRKpiGOE7URM rbl3ijfu2Xm5/PPzu8I5f6zQZbtyoaL9PqNbI6eHrHSi71peLiE5twwWmXYLYo3R S8943QmMEglwMMfokAxyf3qEEIkeubSp048MrElXlW+ABqnI++NSqQUqpP9hCUEY ulUOIA== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4enx2rr3d4-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 08 Jun 2026 13:11:16 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2bf004bf8beso52608695ad.3 for ; Mon, 08 Jun 2026 06:11:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780924276; x=1781529076; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=I/wz/9NOwSAVpwWiAKx19eaHSA1euzCq6tjGAxoB9aw=; b=icF5Ea+CJbknkKD/TxbLN8clgoAUT6AS4pVgaJmatnByCY73jXnfDqFC9+FUV2bo0E c5Dq6MRnrfQ3haZCObbJjfk1cJHyYjrDTd0AZaDupF6XnglKS0a5pbwq5hLsfJepAQIO QG7kc4Mx1XwThBRQUXh6JJ1+LKgxOKzfmOgsxfqAH0R2Y44E7lFThIXkoJd19/H7v7ON Byzkf8dUVUOxaucH1XnIgvlerLQ5srCtD+7hrF4pi9fUfYiutOeq+E2bNSG+1wylomV5 3MBxFy8MoLc8ew4CDU9ZeHzyTD3FWoyCC4BkBCPUb2FGBBd5rMiI/Qj1vIsRHnMco7fM OMTw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780924276; x=1781529076; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=I/wz/9NOwSAVpwWiAKx19eaHSA1euzCq6tjGAxoB9aw=; b=M22kyLxZDc6sGbcjiGrrJwlsryunR+wD1/0eZtNeU260AfifOveTPB0yUfWTSNz9ji XPXyaJA+s3urzYdcyyeCQWfMsNY9vWjtxnOOXqWQ6kmIMC3iuOcp60B7dT+NMzS51IDW GJx9RO9h10DGlCbze2c9ufuCIBeSqkxpSxSkQArdQxAHdowak08xgjCA4ffP036IzU9z l1gi/I/MgtGISMNezhYNqeVtgocEtMkZpBUrLlvVrfEwbc097VekwrA5eeyLOQv/BEwm Ejsf803uDiK3bk/Bhw3NaXptKcc/wDSCycNloLd23QA4PspKfTFbi4H0J0aXRsdlpQNt H/WQ== X-Forwarded-Encrypted: i=1; AFNElJ+2xVIICaE19Xdet5dddQS9hXcajsMAy38gplmAeUvM3+qlO2sfQxUInGlh4pWBzrSQQcpANFWwv+vNZ+g=@vger.kernel.org X-Gm-Message-State: AOJu0YwI/Dl7ds2ZeUHBI8BShHbnehU8F7tQ5AL9jHNCVVvHSpAImfsm 8wDlT4kDKaL4Dc90OVSw7W1sZcDOOW3WaDZ7JxOK+sXJX1K3mk3O8gXgXrkeZFrMS3iJEngDYzF cbaJo2hBGATU97m6/hWVeYbAGooaI5V8jPHmKkAUgQrCuxiIZtovvCROXmwSoU1neSbA= X-Gm-Gg: Acq92OHbD+oH1kluu7OcNu+oRq4yAl2wvtppHdEFHll2gawdgs/b/r/WRyJ/l6MnCoO Ufm+vMU1E3Nfei7jg19r3ti9vcNAaqFXD0ZO+3cq+qs5TfMx9UD0A6sbVLuS/SQkzvT+meYmCrE aNoZg62sdaw8KdFWkna4dBz6FXIKWjAZiaEk7nO3t560KDbptq7hxM9LFi1vt5Q9n9W9uiC6PWd UguQGWIn6sOvv6MxojCfasPfhv0dHbBa5QkExZTJ3rI9PITTDmyQo3ZMi9qXZDbmj0nzY7W+BUR 7+fHGkAx4aEM6L99ozVsXMZelqSQn0q02CcmnFYIiDDCaTfaqRWLRh6ECQafjOnvieA1vAalDIx xVc9Sl/gZrJrAllaI7k8BkhbkBfCVVxtZuUP2/kwbeBQRBe0= X-Received: by 2002:a17:902:ef0a:b0:2bf:2e28:db28 with SMTP id d9443c01a7336-2c1e8232ec8mr186342335ad.29.1780924276051; Mon, 08 Jun 2026 06:11:16 -0700 (PDT) X-Received: by 2002:a17:902:ef0a:b0:2bf:2e28:db28 with SMTP id d9443c01a7336-2c1e8232ec8mr186341915ad.29.1780924275509; Mon, 08 Jun 2026 06:11:15 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c1664ad172sm185235845ad.83.2026.06.08.06.11.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 06:11:15 -0700 (PDT) From: Komal Bajaj Date: Mon, 08 Jun 2026 18:40:26 +0530 Subject: [PATCH v4 06/10] arm64: dts: qcom: shikra: Add SMP2P nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260608-shikra-dt-m1-v4-6-2114300594a6@oss.qualcomm.com> References: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> In-Reply-To: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Vishnu Santhosh , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780924231; l=2278; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=D5gGyqtIwk2UK3htB2bHcmpge1N1N00jXDk8Ev0N0Bg=; b=+oKWdX7pL3lKgjEfn00fZFp2W79nd0TLZkO/Vp184qfUgWxSfRUypold2qgkn7c8W66zTtE6Z M6JTKXCI1biC2QVT05Y5C+W/uf91DMuFIR+LJElsoh/1uP9XymrqG/D X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-GUID: NUV0QBF6R5T3nceoLDCQKZ81sbYIli_o X-Proofpoint-ORIG-GUID: NUV0QBF6R5T3nceoLDCQKZ81sbYIli_o X-Authority-Analysis: v=2.4 cv=JdqMa0KV c=1 sm=1 tr=0 ts=6a26bf75 cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=EkeGX7dVun7IgMBPpHMA:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA4MDEyNCBTYWx0ZWRfX4SpLld00gv9L dHe8XvbwRCWDjd4QZnO8zQpsxNXw5pVWeytuZPt8tyodupz2lLgjMs2sNiDSdTtoW35fKIUOeaI MibTWzgM0Qi+OfuaFqq+rVQaa9mjS8R8kvoA8ugH8eyzq4T4KrRTZwVFCiiblKzAKxGDW8SNPfZ Le1+OPFmYOtOBnqfNDJ69s7n3Xh4b0684WJqOCP6WspdeDFJ8jPjBzIblHzsRgIoHnZOizk84dO 97Mr5iHM8Yj4nU4Y3JheuA3qSGg+CqAw3QNgFO98D888GVoT1tXfTuUWztW6soPqLb15zxbVOvN D8omGjqgCmkzU5etJpKC9GhrPuO4pOk5x+KqXGn7ZBl9zIAIA9/Vr8lcD7HtF3FgR78VMMtV1n2 1QT0rGdHQ5oAV8DLL32M/Cg36Y/sA0cQMI9t5rGohVm5sasGqIAH4L4bcuei+sMCdq4+h/WZzvl +SIDM+yq+Hh02lQ20Vw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-08_03,2026-06-05_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 bulkscore=0 priorityscore=1501 impostorscore=0 clxscore=1015 lowpriorityscore=0 malwarescore=0 phishscore=0 adultscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606080124 From: Vishnu Santhosh Add SMP2P nodes for the cdsp, modem and lmcu subsystems to enable inter-processor signalling for remoteproc state management. Signed-off-by: Vishnu Santhosh Reviewed-by: Dmitry Baryshkov Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra.dtsi | 69 ++++++++++++++++++++++++++++++++= ++++ 1 file changed, 69 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index 309ebe515814..219c904fba29 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -413,6 +413,75 @@ lmcu_dtb_mem: lmcu-dtb@b4702000 { }; }; =20 + smp2p-cdsp { + compatible =3D "qcom,smp2p"; + qcom,smem =3D <94>, <432>; + + interrupts =3D ; + + mboxes =3D <&apcs_glb 6>; + + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <5>; + + cdsp_smp2p_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + cdsp_smp2p_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + smp2p-lmcu { + compatible =3D "qcom,smp2p"; + qcom,smem =3D <617>, <616>; + + interrupts =3D ; + + mboxes =3D <&apcs_glb 10>; + + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <26>; + + lmcu_smp2p_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + lmcu_smp2p_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + smp2p-mpss { + compatible =3D "qcom,smp2p"; + qcom,smem =3D <435>, <428>; + + interrupts =3D ; + + mboxes =3D <&apcs_glb 14>; + + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <1>; + + modem_smp2p_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + modem_smp2p_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + soc: soc@0 { compatible =3D "simple-bus"; =20 --=20 2.34.1 From nobody Tue Jun 9 01:01:42 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9FD30371D01 for ; Mon, 8 Jun 2026 13:11:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924287; cv=none; b=oBkQ93Dw4qVGk8QBKRJHbAakd6CnDB4MgwZPPAjEVcR6Oj1MHHsmJyXXI8tIysKaBSRhPcjuxwDhYlUfy7zEJAwz+Ey/ldXSX7LuMk734Q4Kilt/6lpYweCylnd3Qa4Qg+8O6yG/uceeChVGnBI5xjD8DgEKuzKerbSvpsme+ko= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924287; c=relaxed/simple; bh=Y9Enl0Zph26PkTk+LomlG38/z42iBDvGRg5nU5WG7PA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=S2Omyyn2BXbuLMrv66G82pSKdzgV/ymsNWk7Iy0eUJ7pPV00ezRDrTNjrFuWTNgJfknmKsOoL5ieuRqOiGaAReOZEQHgV4RNIHhI6bZG86boc1ULtJ+sOZ8/aOhCBYMxmI5fPMs+Y38CGp69+QtvcPHk4I/36uZuA4YMZC1r8NI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=dzWekN7D; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Gc+TM67B; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="dzWekN7D"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Gc+TM67B" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 658CmoZ03593703 for ; Mon, 8 Jun 2026 13:11:24 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= GxUOUnFMum3tGcWpetlvrIGoT2OHDlQe08hnJpSqFJQ=; b=dzWekN7D8Gi9zRlb d0UvdvgsaiC3rwRvvt44OTUroaLXnoW8clHT4A/nDIElf2DiIx2rNDCK2E7qPFPh 2N8ITTUcEciXrx9SC+Fdd7hHk5t3GvhT5TvgW4d75OU12+AAh8sDSXdDSbN+fF6S klU5jTtfTNTJJ+1hV6QBsxMEIMlL138CIqBYeDPUoC7ia0JXbwULeo2TaRkLSePY SpZXq2fkSmNwenCIEe516d9Bp0b0zruP9+36EFTD/xDFfBAi06HTOk0zILQ+jWbr V51UeKYMEzraun9EWLChCtRf3YJnw6DgjcfMFgYV8xTGBiaRVV6YTM60ZZcuvaui B2h8jQ== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4enx2rr3dx-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 08 Jun 2026 13:11:24 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2bf30576aa3so30080765ad.3 for ; Mon, 08 Jun 2026 06:11:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780924284; x=1781529084; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=GxUOUnFMum3tGcWpetlvrIGoT2OHDlQe08hnJpSqFJQ=; b=Gc+TM67BPegqTi4ENZ+1uZd0GFpmCjB6UQ9d1/QabvOKr/ZLx2p1aMBtezBm6Dodhm pETwi5bASc14F0b9Hf2pPaIUiaH8/qQxY3KvItJGaHublVMiZGiVyLdSoqpTGVBFYHQW 4IxdUJlnstZNV6IB9GcAmJkCI6eOPfgBXFDQIBPYUrR4cA9V370YdxZRMX39QqNqWqH2 QMZx55c9ZXWctU5lYm/OiatNM4hXafQCcw3d542TWSPnJPVhaBpP5tfP6mOeqQoUAQVh QLrm76Jgoi/VyiHjzE34UkcrlkDb4/2JmG398XKd9reNX/kKBZWVLxxkXTcrtyIH6A11 wx9Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780924284; x=1781529084; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=GxUOUnFMum3tGcWpetlvrIGoT2OHDlQe08hnJpSqFJQ=; b=WjoRpMD6KF9dLp7K6Q7EizjzNYhAbBRdhTreHnJkrWH4bFLNVR0yCnLoPT1JUek1xM O3Csa8vmIGqMNuk5BbtLKp3rDTe8bQ2reGWnG85H7Y+fVOxaEApCGpKEqaHFQS1FINW8 F5Aw4a86/ikORNo7hZ4skwlxiwiS+3aklhjvJe1/uwf4XmW0n3k/Z48KwDxGuD1U+57i ds/3iNsQJPx9TMFAi39zKllvCOfUCxBRBiu4/DNq+rhEYAdOzpmgexHWoeU1qUdCdrMZ Ky6t3jhpLyrwVJ2eJZvbaGjDxi+QxwPJFlvzWRkWjZfNN/JycjNa40HyB8934Oal2xu1 GEjg== X-Forwarded-Encrypted: i=1; AFNElJ/0nWD9q3zIGaZ0ITZgQ95IQsxsU4g8CacFsrG+Obj6/Ic7pLHxxuUDHSbACKcG+TRB5Fh/ppl8lQYGnSo=@vger.kernel.org X-Gm-Message-State: AOJu0YwCIlRziFKPZiTZ4rL8ipweW+SOzkVzX2o5/P+fg6zlKDYlDOnh 6r4sqdipAySeZ0pOQvNbDXUXmNRpUqupHWYQ19Mlb+T8gY0VIx9ysHwggldhLzP0dPNSq1KubYZ srDjrC7KPAX10azNTeftEpTM2BBcHyZvytCTU+xmwpNCE9kp4Xu1swnSLpUH/evN5gW0= X-Gm-Gg: Acq92OFw53JWMsu+Ah7/S+OOKVEmH/jovXXgmtFjF9wLigTL/pocoRTgUKam4wD4xSK K6Z8AqEjcX98kFFOWOkHsBn2LR0lKlbC9LB3IsUzlJhNh8NtlFH+4dGULoX/mTZwoTUeiUlAn1B +SqlKJIkjUtqQnMOvlj83KOwoR988/tyNKHzLJfmE06J/8xiE52zTuEIIs3uX2mg5pKMZXUYKt8 fLbEt5dzSonSMd/rOTz9auJxOmS+wY5pn7JPoF/5iS573zkXVJYFYHg7jxNU5OdiAtCwDxoUV+W LgkdR/139SZVA9fPQPqVpbiSCIjTlggJGKtjVBZsYyWrlV+AsO1BuFxL9DA1c0w6nehGBvJPeZH y7J0ahr+z+AudTwsgsJo0SKgb6BtWOASs8A85T9qxXVI3CfQ= X-Received: by 2002:a17:902:bd43:b0:2c0:ccdb:e031 with SMTP id d9443c01a7336-2c1e7b401fbmr114799635ad.2.1780924283661; Mon, 08 Jun 2026 06:11:23 -0700 (PDT) X-Received: by 2002:a17:902:bd43:b0:2c0:ccdb:e031 with SMTP id d9443c01a7336-2c1e7b401fbmr114799295ad.2.1780924283081; Mon, 08 Jun 2026 06:11:23 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c1664ad172sm185235845ad.83.2026.06.08.06.11.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 06:11:22 -0700 (PDT) From: Komal Bajaj Date: Mon, 08 Jun 2026 18:40:27 +0530 Subject: [PATCH v4 07/10] arm64: dts: qcom: shikra: Add CDSP, LPAICP, MPSS remoteproc PAS nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260608-shikra-dt-m1-v4-7-2114300594a6@oss.qualcomm.com> References: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> In-Reply-To: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Bibek Kumar Patro X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780924231; l=5225; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=IaDoauPJHJLmeg0KCOp3wjoXaMuRxylv+BxtByokKWc=; b=Ab649ndMnmGUP8LhgjQw+eo6ASF4OZQlbYe3gvzZLXgz+5B7OhaD1U8njDGyntiXoNU15FdU7 sC+sSmuDMfSD6S38cuSPlHedORtzvdFjoyeVjWT82iCsqxQ7eczNuTH X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-GUID: 0UnkJhJ17Cl7N1PEjuouiIEuvYw1EQzX X-Proofpoint-ORIG-GUID: 0UnkJhJ17Cl7N1PEjuouiIEuvYw1EQzX X-Authority-Analysis: v=2.4 cv=JdqMa0KV c=1 sm=1 tr=0 ts=6a26bf7c cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=PL06LPxOd80rETEQ2XQA:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA4MDEyNCBTYWx0ZWRfX3NHjd54xNZzR AE6YHSW7MrQCUn23vWoeMqhN716FEssLlg+S9yoQFCTtDWgrVy0grzA+d1OeHbE/yGUd+dpjFYa I2legymYuIvtFBcEHENBmj2JY23s1az1g4GComFEwi1yVce4vWtznLeZ4bFxF4EWgXV1mk7EvlM bSWZ4T8eU389F81WAv+ruSNXtOYCmZ/qhR9nTxAtx/yT2HfRLhjw9zNjquRSVH9Uq734fK+jJvL 7UTzdEwhc/G0gs09HkOzyWMt5bVeDU6UeyabrNA2Paa3SH5NRem8hA/UcrehV1up2+ZeEqa9tun WniXItnjN2HsxQ2d753aXudJ5WPzpsPkxu9NfnmJEw7N96Y3VA8QBtMvpdR3bhiPlbrWVtXERT0 Kno2vFyTj7ZtHfqBZu4A07L8ILDmsrJR8B95gxeZCsOKiKg+hAjNo9BGUVKQMAFDapYjUn+5diX 37g6uRpQIpxK7Z8lp0Q== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-08_03,2026-06-05_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 bulkscore=0 priorityscore=1501 impostorscore=0 clxscore=1015 lowpriorityscore=0 malwarescore=0 phishscore=0 adultscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606080124 From: Bibek Kumar Patro Add nodes for remoteproc PAS loader for CDSP, LPAICP, MPSS subsystem. Signed-off-by: Bibek Kumar Patro Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra.dtsi | 164 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 164 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index 219c904fba29..445dd8bb7269 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -1798,6 +1798,170 @@ &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, }; }; =20 + remoteproc_mpss: remoteproc@6080000 { + compatible =3D "qcom,shikra-mpss-pas"; + reg =3D <0x0 0x06080000 0x0 0x100>; + + interrupts-extended =3D <&intc GIC_SPI 307 IRQ_TYPE_EDGE_RISING 0>, + <&modem_smp2p_in 0 IRQ_TYPE_EDGE_RISING>, + <&modem_smp2p_in 1 IRQ_TYPE_EDGE_RISING>, + <&modem_smp2p_in 2 IRQ_TYPE_EDGE_RISING>, + <&modem_smp2p_in 3 IRQ_TYPE_EDGE_RISING>, + <&modem_smp2p_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + clocks =3D <&rpmcc RPM_SMD_XO_CLK_SRC>; + clock-names =3D "xo"; + + interconnects =3D <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + + power-domains =3D <&rpmpd RPMHPD_CX>; + + memory-region =3D <&mpss_wlan_mem>; + + qcom,smem-states =3D <&modem_smp2p_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts =3D ; + mboxes =3D <&apcs_glb 12>; + qcom,remote-pid =3D <1>; + label =3D "mpss"; + }; + }; + + remoteproc_cdsp: remoteproc@b300000 { + compatible =3D "qcom,shikra-cdsp-pas"; + reg =3D <0x0 0x0b300000 0x0 0x100000>; + + interrupts-extended =3D <&intc GIC_SPI 265 IRQ_TYPE_EDGE_RISING 0>, + <&cdsp_smp2p_in 0 IRQ_TYPE_EDGE_RISING>, + <&cdsp_smp2p_in 1 IRQ_TYPE_EDGE_RISING>, + <&cdsp_smp2p_in 2 IRQ_TYPE_EDGE_RISING>, + <&cdsp_smp2p_in 3 IRQ_TYPE_EDGE_RISING>, + <&cdsp_smp2p_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + clocks =3D <&rpmcc RPM_SMD_XO_CLK_SRC>; + clock-names =3D "xo"; + + interconnects =3D <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + + power-domains =3D <&rpmpd RPMHPD_CX>; + + memory-region =3D <&cdsp_mem>; + + qcom,smem-states =3D <&cdsp_smp2p_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts =3D ; + mboxes =3D <&apcs_glb 4>; + qcom,remote-pid =3D <5>; + label =3D "cdsp"; + + fastrpc { + compatible =3D "qcom,fastrpc"; + #address-cells =3D <1>; + #size-cells =3D <0>; + label =3D "cdsp"; + qcom,glink-channels =3D "fastrpcglink-apps-dsp"; + + compute-cb@1 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <1>; + iommus =3D <&apps_smmu 0x0201 0x0000>; + }; + + compute-cb@2 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <2>; + iommus =3D <&apps_smmu 0x0202 0x0000>; + }; + + compute-cb@3 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <3>; + iommus =3D <&apps_smmu 0x0203 0x0000>; + }; + + compute-cb@4 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <4>; + iommus =3D <&apps_smmu 0x0204 0x0000>; + }; + + compute-cb@5 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <5>; + iommus =3D <&apps_smmu 0x0205 0x0000>; + }; + + compute-cb@6 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <6>; + iommus =3D <&apps_smmu 0x0206 0x0000>; + }; + + compute-cb@9 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <9>; + iommus =3D <&apps_smmu 0x0209 0x0000>; + }; + }; + }; + }; + + remoteproc_lpaicp: remoteproc@b800000 { + compatible =3D "qcom,shikra-lpaicp-pas"; + reg =3D <0x0 0x0b800000 0x0 0x200000>; + + interrupts-extended =3D <&intc GIC_SPI 257 IRQ_TYPE_EDGE_RISING 0>, + <&lmcu_smp2p_in 0 IRQ_TYPE_NONE>, + <&lmcu_smp2p_in 1 IRQ_TYPE_NONE>, + <&lmcu_smp2p_in 2 IRQ_TYPE_NONE>, + <&lmcu_smp2p_in 3 IRQ_TYPE_NONE>; + + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack"; + + clocks =3D <&rpmcc RPM_SMD_XO_CLK_SRC>; + clock-names =3D "xo"; + + memory-region =3D <&lmcu_mem &lmcu_dtb_mem>; + + qcom,smem-states =3D <&lmcu_smp2p_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts =3D ; + mboxes =3D <&apcs_glb 9>; + qcom,remote-pid =3D <26>; + label =3D "lpaicp"; + }; + }; + sram@c11e000 { compatible =3D "qcom,shikra-imem", "mmio-sram"; reg =3D <0x0 0x0c11e000 0x0 0x1000>; --=20 2.34.1 From nobody Tue Jun 9 01:01:42 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D3C6637B03E for ; Mon, 8 Jun 2026 13:11:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924294; cv=none; b=WnywYoob8QFyIgcGsay200JC1flbV6mA/VOzMey8CLXlccBY+7RvN3FOy5nZnNGrCuHJA7PoG2TRQZYaeNo7Pxw3EHRkp1CIVqFk0bWcFMpRZ2XJS8g3Qde4us5ONElUyi3i/LCSJdEEXFmpm0FVW8LV+sr18sHszivDmfoEDdg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924294; c=relaxed/simple; bh=O0ITinEiBDoqyNtfUbyM/puvl4+BRtjPN1CGKUba4DA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=WYy+gb88iagd1zbBddGyRneo/K5N0m1MpyLyo1kVepdH58L0u4CrZnWZlLqhtdyzL6OSiX+x4QK9409E6VP1DhwJvpPIL11GR89XM+pB5jeIqQNRxrEhw09KHWlWKtpuGJhzFCDYEkL92KDJ3Nh0PM2dfYr/XKE/lfgZaJFGM/s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=o5oGz40H; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=PTo0uW1T; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="o5oGz40H"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="PTo0uW1T" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 658CmoZ23593703 for ; Mon, 8 Jun 2026 13:11:32 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= gl6RrGCb/bv32859x3E1VYQ4SH2J4WZy2L+TCOfEc9g=; b=o5oGz40H352MsgMN lAGVwq5cHkQYe/rufKWn3mKLn/McLh+Ttr3fg07QKGbWG82iIbu4t6kt9f+bx1WS l4GCCPfsMMod3+s71eI+8hjvVcyQfo8MS//DdqAZ829L2yIE9JfkEhufcaTptKNB 9hULS23NTGSlvTFCNivNlSYckS0QGLjJPRAHwOGMv8Xf0j+R7eS7c6dkTTtQIaJB ivz77YT/DtvS3qcpt0YD85ScItCac2D5jWIz7eC8MgLDJNZQmHLWQ42xwdhw9unH hhkaGXEepEhBU7ZyTXjvuqsQgkWgdeLk0M3Z49Eth9KA5gcOOUxjkENxsJxe6Arv WGNCeQ== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4enx2rr3ee-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 08 Jun 2026 13:11:31 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2c0d0516ad7so45207065ad.0 for ; Mon, 08 Jun 2026 06:11:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780924291; x=1781529091; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=gl6RrGCb/bv32859x3E1VYQ4SH2J4WZy2L+TCOfEc9g=; b=PTo0uW1TsOTFZclWmo7FBoRu8jKUO8hUdXfqEV5qFDRp1eiPVmuMT/0qxkopCx7kWa +s9fJaWRe7lVYHySMawS+W1yv+RvngqOg5q8bVRF381AzBG+5shLRmo9s4lZ1yPp5wCA 7lb0z4VH6Y0sYgt9I1QhFVZ8H8AE/WWokVxiMMRHT5qkKImjtnI3VqeJfhvK1Q1WiAYz /G01jHSRZne7rkgjkMd6/dWwSChkxvrCDGPcLJZTeHja5NjnIg60UxdTdru/9Du+CESK BNI1ew3VkSmM9rFtW7mQzGxmRJxK1YIsn9Jwl+f40IB5JM5MWiHEp8u47AozOEcRL/Zi l8IQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780924291; x=1781529091; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=gl6RrGCb/bv32859x3E1VYQ4SH2J4WZy2L+TCOfEc9g=; b=G+SUu481ux+HWeC02v0GgcFuLUnRhhDa1fdvb4pgfUZZVmELW+SB2VrwIkde7VFkbM yd6Y31Al09uJfAVoRpBT/syvkhCsu2Kn5lOIZUVx85nLjT1sCvXmio2FDUIk6EtEsNsY ljMtgSjIPVrUCFznnFiXVlOrBen3iobvNBnyndW15213V1C77aBtCxctHvkgN25Fmwoh eGptTr4CA5CI61UrdKu43Nae1CvTeFssxeIdvsZOsbu/yNyiheojGUNM1Y58NtlHoTrr L1CGAWJJ+xEKqZMSm1S7Fm0ENlGx+C5JyztZfzdMsU9LfMgIxNnUbLOEAeBB9F0Iqc3O 5dvg== X-Forwarded-Encrypted: i=1; AFNElJ96X1VC5GFya01sEovv2+b6cuO3r6+sp2zPS5qZ6d3YkA7KUkrIvI7kFaflXQ1EhjF0sA0KHR7KOX96cz0=@vger.kernel.org X-Gm-Message-State: AOJu0YwRfuHy4hrEKBxW0bpcAbCeeSjYrdK5QTC72l3g2mq9Y0G4WvhM kl5PeZddXlcL/4WxhxHZfUSBRT+avdyOtVJChRyKAMjBcKV2yYQoTzkGVg43wVrmI6gb6Ahuh0L 34kdmReoIST5rjf/7OslytemsUF9AZ05UTAB7udRykiPjMvi6sJ4E5G3Pbt5/eNpmUDE= X-Gm-Gg: Acq92OHzYsb9QjO+0pEFewrqkGSkDZcfAz4OEUcT7Z3Iz1x7BM1Osq1wwsGYdLBaUft tqmHFzNGdnDPBXvSzo032ucCZAttCkspcAXLwoA9hEFQ5Genob0ceuB/ASIQiR2scuENp82rzsn Y4xpSxqWdnp3ROpcW/iWX0cxpnnBvdXsQdR9o0fbscy2zFSjNyGPhYcrcQaocWA38dPyDggOdrQ lGw9IoqyOvA/MHnC9WjigtiPxFYZ+/UsFZ8bhUxm/CF4MyLhkMff+bJycoA3JCMONlg49HxyIEd 4excTaNoc3kHfLmn2zJNPRaiWm1UhGUdwyC6yFqJiF+rP37K0fA0v1WYh5t9eEwZrDFBKUJWsgM tQ8JAVX/R9vXPXLQaZX21QuPP9iEQt/lShOCsiMmRrl7miE4= X-Received: by 2002:a17:903:1965:b0:2be:1c3c:72ba with SMTP id d9443c01a7336-2c1e80edc5bmr166945185ad.32.1780924290440; Mon, 08 Jun 2026 06:11:30 -0700 (PDT) X-Received: by 2002:a17:903:1965:b0:2be:1c3c:72ba with SMTP id d9443c01a7336-2c1e80edc5bmr166943945ad.32.1780924289731; Mon, 08 Jun 2026 06:11:29 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c1664ad172sm185235845ad.83.2026.06.08.06.11.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 06:11:29 -0700 (PDT) From: Komal Bajaj Date: Mon, 08 Jun 2026 18:40:28 +0530 Subject: [PATCH v4 08/10] arm64: dts: qcom: shikra: Enable CDSP, LPAICP and MPSS on EVK boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260608-shikra-dt-m1-v4-8-2114300594a6@oss.qualcomm.com> References: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> In-Reply-To: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Bibek Kumar Patro X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780924231; l=2571; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=jZ5sk6mDCOuUmvLcAvbMml5Kmz0BhTO2YLQnfm6VPW0=; b=iPU4VF9GBAJVNtLfvVcV5Bu20W5HoLd/rGWsPqI9feK38Il9JMxP7W8SZ7FTvIe7L7uvrec5f 60iHI31D58ACiVfpxLBpVd+GG3O2i2BJLj56xerILcRwXBku0YoUQhc X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-GUID: l51qbV1Gz5CXBUkUPQ3ElYznLvsO8uyo X-Proofpoint-ORIG-GUID: l51qbV1Gz5CXBUkUPQ3ElYznLvsO8uyo X-Authority-Analysis: v=2.4 cv=JdqMa0KV c=1 sm=1 tr=0 ts=6a26bf83 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=nu3v8zf0uA-Bo5sjUnsA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA4MDEyNCBTYWx0ZWRfX91b5F6oiKXXd TofMFwPi50/p24sHVOJXqen/Sc8GV6JFCIyjEpQyT0XqKS2ROKuedW0tW58ne7qkRjig/84+MPF DIQO31FGT/WtYo8C5wNXMuq6v4cQuKZzq00ESrC/7E8t3OY4VHhtzOfubI9MmD+k5bc7bB6ROvU dOB/aNGkTxjJbMs/M4sL5Uc9BK3YQ0Y5I2GRue8XIkeu4hWblXkqxy3rUa0WHW4GD+gsDOU9ENg LoDyfc1H/y58uUPG7YiCL/sDLMv92qE8g94hGS+rbPS1lUVcWW+LFcz14/9kI6Jxr+g+91yFA98 J2LMuRv5lGqKQMe/SqupFNEhMO2MESGZq9cZMMXBkql3Gn07XJhpiU4Vkw4GhgzHE/Xgq1l+vtx mxs2SCiDo2K0FK6SpYSOFNl0O05WKFxehjeBw5av++QODMqWyj8iv3/1qlBxeqXMnMIOmxh2r84 hXSNj1rmRgKqNB5CTXQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-08_03,2026-06-05_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 bulkscore=0 priorityscore=1501 impostorscore=0 clxscore=1015 lowpriorityscore=0 malwarescore=0 phishscore=0 adultscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606080124 From: Bibek Kumar Patro Enable CDSP, LPAICP and MPSS for Qualcomm's Shikra CQM, CQS and IQS EVK board. Signed-off-by: Bibek Kumar Patro Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts | 19 +++++++++++++++++++ arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts | 19 +++++++++++++++++++ arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts | 19 +++++++++++++++++++ 3 files changed, 57 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqm-evk.dts index 0a52ab9b7a4c..b112b21b1d79 100644 --- a/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts +++ b/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts @@ -23,6 +23,25 @@ chosen { }; }; =20 +&remoteproc_cdsp { + firmware-name =3D "qcom/shikra/cdsp.mbn"; + + status =3D "okay"; +}; + +&remoteproc_lpaicp { + firmware-name =3D "qcom/shikra/lpaicp.mbn", + "qcom/shikra/lpaicp_dtb.mbn"; + + status =3D "okay"; +}; + +&remoteproc_mpss { + firmware-name =3D "qcom/shikra/cqm/qdsp6sw.mbn"; + + status =3D "okay"; +}; + &sdhc_1 { vmmc-supply =3D <&pm4125_l20>; vqmmc-supply =3D <&pm4125_l14>; diff --git a/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqs-evk.dts index b3f19a64d7ae..e62ba5aef71f 100644 --- a/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts +++ b/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts @@ -23,6 +23,25 @@ chosen { }; }; =20 +&remoteproc_cdsp { + firmware-name =3D "qcom/shikra/cdsp.mbn"; + + status =3D "okay"; +}; + +&remoteproc_lpaicp { + firmware-name =3D "qcom/shikra/lpaicp.mbn", + "qcom/shikra/lpaicp_dtb.mbn"; + + status =3D "okay"; +}; + +&remoteproc_mpss { + firmware-name =3D "qcom/shikra/cqs/qdsp6sw.mbn"; + + status =3D "okay"; +}; + &sdhc_1 { vmmc-supply =3D <&pm4125_l20>; vqmmc-supply =3D <&pm4125_l14>; diff --git a/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-iqs-evk.dts index 3003a47bd759..727809430fd1 100644 --- a/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts +++ b/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts @@ -23,6 +23,25 @@ chosen { }; }; =20 +&remoteproc_cdsp { + firmware-name =3D "qcom/shikra/cdsp.mbn"; + + status =3D "okay"; +}; + +&remoteproc_lpaicp { + firmware-name =3D "qcom/shikra/lpaicp.mbn", + "qcom/shikra/lpaicp_dtb.mbn"; + + status =3D "okay"; +}; + +&remoteproc_mpss { + firmware-name =3D "qcom/shikra/cqs/qdsp6sw.mbn"; + + status =3D "okay"; +}; + &sdhc_1 { vmmc-supply =3D <&pm8150_l17>; vqmmc-supply =3D <&pm8150_s4>; --=20 2.34.1 From nobody Tue Jun 9 01:01:42 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 09DE22EDD78 for ; Mon, 8 Jun 2026 13:11:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924299; cv=none; b=mFCp/xKiP8mu9MT9e9L94LPVSLHgUHIzJJYnz43+D9OffWc56/+N4uhzrNexSe898DYwYSzvPza+SigLIxGlOVg/jbevH9lKOlK0trkRvDcwMtm/RXwc+A4X08qw5nzNsClSlo1/bBXCB35FBbPQg2p5eaUKl8ieeBut7ktKx8M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924299; c=relaxed/simple; bh=NOKFq/SDiz/OoyYtcUc5wHPfD55NbS/2YLEB90Lp+p8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=fS6dSWBmAGPSo588WAnhUTR/W/TT7gg9Kt0QfHthosfmyF6hdC7/7y8VF4d7sgqDFDFgKpMH0lf3qRW3Q5zNaYn/Troq/2fwe+aROkmw4JfIkgFbZngrAg3hwhmJWcOow7vzcaGdtFKcMvJWPa4z8G7FSgjdsgYZwGG1phTQ6aQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=YIVapPQ8; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=UrMm0len; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="YIVapPQ8"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="UrMm0len" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 658BBIqv3417567 for ; Mon, 8 Jun 2026 13:11:37 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= PckU5u1SzqZ+RYh35ZmEhvngTkL5r4rG5OsTb5FLskk=; b=YIVapPQ8KdiDkkKx WnT1+kLxX2N/GlXbQ7HhMTrdtohEHZAKCrtSo37C5p23+5zka0wud2lJZNXkGmG/ 0HF3qLDcwoG+pz0itmfQc77uuui5xwZulgdTESA7IYzp3fpi7rTT4fO6NJEEhTRw VlB+Ak68IBHhRTloVffhlNw3bilhhJurbVgIE10B3x5jSwYalWPNIcGujYfL/LvP 3mw0zFwV48AdBFO8AmP+efh2KPuBMK8+T0o13+CcLDLKNyKnursc8lqIsuYEYaGl nM/SPzLvWOigybbgcBLmBaHnmXQKpA5JIdf5kd/AoDuc4CCIFiGWartRi0Ud3eiS omyeNA== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4enuptgsfx-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 08 Jun 2026 13:11:36 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2c0c1e112dfso60967465ad.0 for ; Mon, 08 Jun 2026 06:11:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780924296; x=1781529096; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=PckU5u1SzqZ+RYh35ZmEhvngTkL5r4rG5OsTb5FLskk=; b=UrMm0lengpZgb9JCaAfX8/FCLdHnYRH+8z0ETbOSJb0dN2IP3GODV2SPu3ITCx2dnp J1VQw7pMaAkjisDim2S0j9QsEIQPpstgyF1BnV5LwRmnV0TZOvNnKwuGuthQUO0YcSlE sj5oYtRLWoU9hwzRwvo6xiAZzTBeQDA01yjXt/3Jh5BjEYFHYExJNCw/yZ6HS79cVRfV Hzx0HoPy6S+wfkWJstMWiSs9HoHMGY7RCnOs/KmVfeElOmDUep1IIe4GYdZFP58BQT4b ZGfBssRjw4gK69fN+KnHOCK1at6abiyIHpLbiC6pYFPg1e/35q4CetkOuhBCqxik3DR/ 6n5A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780924296; x=1781529096; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=PckU5u1SzqZ+RYh35ZmEhvngTkL5r4rG5OsTb5FLskk=; b=G1ERpS0hhiGw6DzQErQbcajkVUkHMLTEuweUi9nutaiGYVETclxy+CdB2C9JWQ1shP 05jeUkMkG7pspFQvhKdO7LIArkzxIrWK4p6dw1FKuNtmlvI5MZTwCuR/euEVGmOM4Wau cbeCngS6A771uu7hwgjeq8SRJytholHhGEPtJlJtTcbw/xQZj1GX38fKdW02xm/j07P4 Fm6DQu0xQ1V8VnJ5zb8cO8lCf2KvRoyTtHgHU2FLAyanH/cZbOvr+MuP/PVCSigFnhzj UjGu9IW0aDSPHPIpKfUuAHNOzpHAlIvdSLijb/Ad4A6DCR01YsqLwZ+TMfyOuyk79IOC GODQ== X-Forwarded-Encrypted: i=1; AFNElJ/wy9vynERbiqSKGs7WjQ0Va7Cl7qQVgZSXSEQbDkYk84jZ2L2UoGfa6KDHDdQDwjqV3yge8f4NKnDFyoU=@vger.kernel.org X-Gm-Message-State: AOJu0YwMa+agWNDT/gp7pe9OHdbWocYFK/5NWp+v+VTwiQ+4Mh7trT/g yXEsKQkQjBLUf8g5rqFJ1jjo1hDgBmvM1P9etClnzVFC7L7bfkKCZx9ZXRO26+TmeCweiDebGFs LvhXdelBc7MZ9d1y0cMPs9Bl8ZqQHbB0m1ryB3sp6YIkrkx6SR8IBH27kZmRCZcolQhc= X-Gm-Gg: Acq92OEh1mbtrXv/sGNLeQ0V35ufesuZasa7pVmAhREmYjkcu4JEfd6pUlWJCyGe6A1 qqauTHaOstlICE6KnPn+Z6hOHETo00eKEnFO91+FACRb7+FKeu+dMwHVReQ0Mx0R/yuDq0IpVol /LdaJuPz9c4C6RVr9Dkz4ceOGg8Qtk2176FyExxRNBEMHJfaMwfr/Ob11w+gU8PNMqHaWuv/ki4 Upr03voGGyPz/gzGC3X+b7Uzpkt7ZHlXixAjt+yejAIHgLZysQeJgQry0Ch/1HHHCXlu0GMkgOd f2/DbibN+hxSY3Uvx9IWjvJx7ZtCe9/S6TQiCsMGCpCDrpPzGtwsx8lLpbVlSE2cGGNLrgOhX/S ja7mUIwlhyMxJKDKgQ3PXPVoW/33Wpkw8SsSAgEqBwlGcPbY= X-Received: by 2002:a17:902:ced1:b0:2b2:4b4e:e4d2 with SMTP id d9443c01a7336-2c1e7e5267emr171619735ad.15.1780924295939; Mon, 08 Jun 2026 06:11:35 -0700 (PDT) X-Received: by 2002:a17:902:ced1:b0:2b2:4b4e:e4d2 with SMTP id d9443c01a7336-2c1e7e5267emr171619185ad.15.1780924295431; Mon, 08 Jun 2026 06:11:35 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c1664ad172sm185235845ad.83.2026.06.08.06.11.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 06:11:35 -0700 (PDT) From: Komal Bajaj Date: Mon, 08 Jun 2026 18:40:29 +0530 Subject: [PATCH v4 09/10] arm64: dts: qcom: shikra: Enable TSENS and thermal zones Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260608-shikra-dt-m1-v4-9-2114300594a6@oss.qualcomm.com> References: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> In-Reply-To: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Gaurav Kohli , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780924231; l=6320; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=5GO6GjX1SPCU3e6EbzxXVd34IDEP215KBVt1xhfHa7A=; b=ywgyacqq7XdEiOr+DvEjTpvuJ61MGmgY0KmEPWsI5V1NiUbPlHT5wkeHCJjEIH89eCPbi7lZf rfAo5TC4jluACJOcuERviM7A82E58lT4vUmCMqRTyzVAa7ahnkzBj4W X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-ORIG-GUID: EHDN9q9Mh9Lw-urmfRkb5Z06Bd3SW93b X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA4MDEyNCBTYWx0ZWRfX1Lq1wpqvF6DA 5iUxoJlN6afex31ZousrR0S7LlZmPt6mvA63BRvfXgj30EpU8NDw0KcuVp5jPEHCIEiG8tgo3oa B84yAqtuXz7JaHQ+mvjlKaYfmvJLOyozzj6yAE4XWldok2zIIl83O6DSaxUsupZz+xZPflKg2J7 YS2pQBOw4zRtyQzBj35Ij+gyokjt++NNm0e0RKa1h5r0HEJS/kVSP38dVYCoMm4cekwcCJKbp9R mpSHxpCDiivnKvdD48IhtSOMg0DUH0yeKtZaBD8ZDbG83bNJPVA8SgEHpu1bj/3HlAABX1qVMBR kzg+RbGBUXwBJmgL0f2k3+EATzT1ShJKlS45abHOqrdVk08r2ylg/8MN3gYr+x/YB6PCikxbLx8 T62VnhiHzxmM0LXmUOm+IoVt1vQazQjFmzMVZCTokFoWHbVopq3Y1BgR6XgOI+68w1rXW1qOMI3 disC0jzfg1pSA/CBIZw== X-Authority-Analysis: v=2.4 cv=XKAAjwhE c=1 sm=1 tr=0 ts=6a26bf88 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=EUspDBNiAAAA:8 a=ciYlwfYJ63W0farxgtcA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-GUID: EHDN9q9Mh9Lw-urmfRkb5Z06Bd3SW93b X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-08_03,2026-06-05_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 phishscore=0 lowpriorityscore=0 bulkscore=0 adultscore=0 suspectscore=0 malwarescore=0 spamscore=0 clxscore=1015 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606080124 From: Gaurav Kohli The shikra includes one TSENS instance, with a total of 14 thermal sensors distributed across various locations on the SoC. The TSENS max/reset threshold is configured to 120=C2=B0C in the hardware. Enable all TSENS instances, and define the thermal zones with a hot trip at 110=C2=B0C and critical trip at 115=C2=B0C. Signed-off-by: Gaurav Kohli Reviewed-by: Dmitry Baryshkov Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra.dtsi | 267 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 267 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index 445dd8bb7269..c1f25ce89bb1 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -12,6 +12,7 @@ #include #include #include +#include =20 / { interrupt-parent =3D <&intc>; @@ -983,6 +984,18 @@ spmi_bus: spmi@1c40000 { qcom,ee =3D <0>; }; =20 + tsens0: thermal-sensor@4411000 { + compatible =3D "qcom,shikra-tsens", "qcom,tsens-v2"; + reg =3D <0x0 0x04411000 0x0 0x1000>, + <0x0 0x04410000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <14>; + #thermal-sensor-cells =3D <1>; + }; + rpm_msg_ram: sram@45f0000 { compatible =3D "qcom,rpm-msg-ram", "mmio-sram"; reg =3D <0x0 0x045f0000 0x0 0x7000>; @@ -2180,6 +2193,260 @@ cpufreq_hw: cpufreq@fd91000 { }; }; =20 + thermal_zones: thermal-zones { + aoss0-thermal { + thermal-sensors =3D <&tsens0 0>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + aoss0-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-0-thermal { + thermal-sensors =3D <&tsens0 1>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu00-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-1-thermal { + thermal-sensors =3D <&tsens0 2>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu01-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-1-0-thermal { + thermal-sensors =3D <&tsens0 3>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu10-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-1-1-thermal { + thermal-sensors =3D <&tsens0 4>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu11-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpuss0-thermal { + thermal-sensors =3D <&tsens0 5>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpuss0-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-thermal { + thermal-sensors =3D <&tsens0 6>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + gpuss-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsp-thermal { + thermal-sensors =3D <&tsens0 7>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + nsp-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + mdmss0-thermal { + thermal-sensors =3D <&tsens0 8>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + mdmss0-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + mdmss1-thermal { + thermal-sensors =3D <&tsens0 9>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + mdmss1-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + camera-thermal { + thermal-sensors =3D <&tsens0 10>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + camera-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + video-thermal { + thermal-sensors =3D <&tsens0 11>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + video-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-2-thermal { + thermal-sensors =3D <&tsens0 12>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu02-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpuss1-thermal { + thermal-sensors =3D <&tsens0 13>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpuss1-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + }; + timer { compatible =3D "arm,armv8-timer"; =20 --=20 2.34.1 From nobody Tue Jun 9 01:01:42 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1C4F939A04F for ; Mon, 8 Jun 2026 13:11:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924304; cv=none; b=Gxq50lCvSbAi0wCMNS+W5P3fwnnsYZrJORtNX5milAXdiZXiizVqgAoj53RVrSIHDVjX6sbQCthF5+aiDMZiy0vth8eNo+yfd+TCTMG6QzY2oK5xwk9dPaJDnGMQCQM8BAaA9TsDt0AH5sK8zcT0ZsRaTcKH2kO8vgJCNvVN7j8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780924304; c=relaxed/simple; bh=UpWiNiWvCfhK/+y47/tOe6slWfWCxIGegP01oA/xlhE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=rcDngFfiSkRIvXrY7lwtLhYK5R9GVg7/gfT4M6Z18bhnJ1ZqKTew7Ene4yx4qivWLunc1TDe1oFvLDxiwWi0ShVj0D1vEbglcecoHLeakdB+azSXemaDSNdQFhphghftBHA9twwn2P8AMZHUA1NhK53AMACBKh7Bv9h9v2fo7JA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=TqQU2Fud; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=DlamZLU1; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="TqQU2Fud"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="DlamZLU1" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 658B9Vh13029629 for ; Mon, 8 Jun 2026 13:11:42 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= VodMmaqfta7JuQJ97oMrgxEPcqL/4x3SLmYvObaaxkM=; b=TqQU2FudxTKxVz6G W6A4vjXsN56ymtL4VZGyOlZ7Cdm0a1zamUEXoXuOwbJhv50p5pNF8+Djm3NVSJR6 ITd5TohAdU2AnReDfMTYwg2mjfY7gZOJpWxSgfsCufRoUZoR2iWdOG1dS9h8cXBV Q2B3JbE6w94yr1ngPS9H6qeuGWei1Fa14pjfr3UclRBXSBiOxZ3RYZ6yQq1EE00v 02qUu9QQ621CEIxcroR+Y1VFwOg9JI6FMOSN95YCi5ioAMFwUrmzWxxMNOtewUi8 +MdB2dDPtvBh5ugk6X44Y9LIupduc5/RXR73eQYuunX7ex8deSkTPEZXIqFO0kKy kJGEAw== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4enun40rt3-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 08 Jun 2026 13:11:42 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2bf1845bddfso52660725ad.1 for ; Mon, 08 Jun 2026 06:11:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780924302; x=1781529102; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=VodMmaqfta7JuQJ97oMrgxEPcqL/4x3SLmYvObaaxkM=; b=DlamZLU1Xc7ytNCN18Eg95L8JyzzvHxQDGfyob2KdKS8te181mlsXt43GKiv3Gmu0T qqzZLK45xoWsBKPC0HucGse/AXHNkbgPQhery+zychLerxMs4jj/vQH64IwyM/4VCv9C H77Q8AYv8lwE43m6bwG2gKqyrWKmjfmc+QVzwYiK2aG6AL1NIvuuqOcepOoPH8iCnlqs HhuTYU9e102J2rOiaoT/g3DVDPD7e3uuE4wZRTuO4n0n5fQyfLqmAaZOCT0ir2KBmEqt ePEPaaV/LXtRC7/rOBdib3iRa0z3sV73HdksYhGZJdTMbRe6S923nTiYxGWkqmZvHbn2 nXvw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780924302; x=1781529102; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=VodMmaqfta7JuQJ97oMrgxEPcqL/4x3SLmYvObaaxkM=; b=s+DSJ3PZoZJwR4+Tz9ZWmT2SV3G2wie2craYFAAroGUvi0BD8jtTiBr8Ri2ygRvzUW DS8QQifS8V9R9RnKkDU6DGRNhMifnuZbHQC6pD9WtL3LGi8zri6xMcIA8HX2bodDJjod 10al2p8oNEWn5Au7oJVmK+I5mDKC4egZmfqvS+ggzJzc8BZmyQx6E91Hc6fXSmrMZXGc asvtVXheDj4Vzi3B4egXeW17P41OUwRC4abhX2d+d/EIltkbVtH/FjNrVRbz7wpCRzfk GcZXTg5M3vB5dvZ0b1AoXtoNrdka28eTGOuEb+iI5t0TzneYEDjk3Wfb9iWmTPO/nL/A VjxQ== X-Forwarded-Encrypted: i=1; AFNElJ901Nwhg5En2AF5iX/d2SXQn4Mqr2KQz5v7biQGx6eQycMS/vmTnojYRKAg1CfqQGeeffFdDwp7Yz5qTXY=@vger.kernel.org X-Gm-Message-State: AOJu0YwBLd8Dsoowg9Oc0vuZp65sBsZkRp/6JPuDvZOEI98cIRUWBb5Y MLKZcqY9QTWjXF6ubjjLek29PXgy+U+HUE4j9r0LzLyqfqmlw0Q/SnkeQfuWbLHuxT41X3Hpz6f 5mLFB6eOtxFgbhGIxOKGCkZuOEjh1wBYnfJAbMMFFAEhG6IJsoiSwnceA9oXv2btS1zCx6Fm42T M= X-Gm-Gg: Acq92OFouE5G0t2klIEOthjIVzhCcFbqlGmgS9wiMWKS7tLDnvYPfx/kD0OoZy4Yc6G awS4eqNI6McLj4EAZ4nQ3pr1t0lu5Dt7l9ElIoDvoTdte+Q8eeBr2CTxMzgL05afBV0bUD+Lc18 NO/QJGI0C30KHPVLcnSV4q7Cplpu5AmLvcjA71AHuPdHcLR/3cf54lwHep2dV+LPChyfBQIjGUo w3WEcL5JMrxwkygfsUG2XrwZtHEa52qmpHqlAd3c/TW7hAMc4HyXY2l/Zpt2iYnLfebgtaJjtQM Jh2OHD8LJZPPV3MSxOMJdIPzoLFB7yXrisRV3BbSuou9SSCCxT9LaYEcPwlQ+OQFgxzobBoMBDb qQUD4YmVUxxHC51QVJ4l8EbJQ4Lbv9usp0OiBfW/FFTOhmlU= X-Received: by 2002:a17:903:1b43:b0:2c0:a360:45e9 with SMTP id d9443c01a7336-2c1e85aad69mr180110935ad.29.1780924301540; Mon, 08 Jun 2026 06:11:41 -0700 (PDT) X-Received: by 2002:a17:903:1b43:b0:2c0:a360:45e9 with SMTP id d9443c01a7336-2c1e85aad69mr180110305ad.29.1780924301033; Mon, 08 Jun 2026 06:11:41 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c1664ad172sm185235845ad.83.2026.06.08.06.11.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 06:11:40 -0700 (PDT) From: Komal Bajaj Date: Mon, 08 Jun 2026 18:40:30 +0530 Subject: [PATCH v4 10/10] arm64: dts: qcom: shikra: Enable Bluetooth and WiFi on EVK boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260608-shikra-dt-m1-v4-10-2114300594a6@oss.qualcomm.com> References: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> In-Reply-To: <20260608-shikra-dt-m1-v4-0-2114300594a6@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Yepuri Siddu , Miaoqing Pan X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780924231; l=8452; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=UpWiNiWvCfhK/+y47/tOe6slWfWCxIGegP01oA/xlhE=; b=GHxQLKYvkE3nSrVSY4+OCTeKQs7zY1hXAL2zERAWQMMWBnsiy1mTgRB9eM3y9Pv92y4LBiZca 89QoD9p3eywCxRIzz6uTDDkypNkDsOnK5oTyjtdlWDeapyDF4DCWVOr X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA4MDEyNCBTYWx0ZWRfX6Q0f14qFK0H7 Ev10XiF6T1CKXKmM6G92TbO43oICet51Ba2u/w8h1jz7aNyU3KK3EhFbyREX5Q5j7Cz0zxxuigU 6w1+Olvt26U7DeSrEFDU9CwhO18M1nIYqm3godCGkzNi4MZ13oPrQH/4EMMDXX+I+bEWY1pdpIA MDIrWu00RugJDsIILIErfSaRalwiKsGmCcLj8hCbA9PPx58fuQvpPCzmK3B1WGgRdK5DDQWn5lz s5FLyfFHLwp0E2fOQ6b01NVmDyF87V9/8myq6udI5GYzdrlZSTkzPDlMGshflvnjvb5DfYqDzL1 HOFPvPNJpHWWw9Ae1TmL6LvhldVEAmxGCM5m7yrYy/LADdgswasbgyxXbPZ6YqvGv/4he1MuI2+ xgSi6FxM92fb0ZflyfL/+Wm+j/8aooXopphHlQAxSoYSh3TcGqYm5Fsj0ux/GgPE7Lxhth++5sU lJHruu3uiKae07/f+Xw== X-Proofpoint-ORIG-GUID: BpSGV3bhzWxNOieL_thgGy9TNhbY9NsQ X-Authority-Analysis: v=2.4 cv=ZY4t8MVA c=1 sm=1 tr=0 ts=6a26bf8e cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=0EpCGlkTwZhbVQC-sXkA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-GUID: BpSGV3bhzWxNOieL_thgGy9TNhbY9NsQ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-08_03,2026-06-05_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 phishscore=0 adultscore=0 priorityscore=1501 impostorscore=0 lowpriorityscore=0 spamscore=0 malwarescore=0 bulkscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606080124 Enable Bluetooth and WiFi connectivity on Shikra CQM, CQS and IQS EVK boards using the WCN3988 combo chip. For Bluetooth, enable uart8 and add WCN3988 Bluetooth node with board-specific regulator supplies across CQM, CQS and IQS Shikra EVK boards. For WiFi, introduce the wcn3990-wifi hardware node in shikra.dtsi with register space, interrupts, IOMMU configuration and reserved memory. The node is kept disabled by default and enabled per-board with the appropriate PMIC supply connections and calibration variant selection. Co-developed-by: Yepuri Siddu Signed-off-by: Yepuri Siddu Co-developed-by: Miaoqing Pan Signed-off-by: Miaoqing Pan Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts | 59 +++++++++++++++++++++++++ arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts | 59 +++++++++++++++++++++++++ arch/arm64/boot/dts/qcom/shikra-evk.dtsi | 15 +++++++ arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts | 67 +++++++++++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/shikra.dtsi | 23 ++++++++++ 5 files changed, 223 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqm-evk.dts index b112b21b1d79..683b5245923b 100644 --- a/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts +++ b/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts @@ -16,11 +16,48 @@ / { aliases { mmc0 =3D &sdhc_1; serial0 =3D &uart0; + serial1 =3D &uart8; }; =20 chosen { stdout-path =3D "serial0:115200n8"; }; + + wcn3988-pmu { + compatible =3D "qcom,wcn3988-pmu"; + + pinctrl-0 =3D <&sw_ctrl_default>; + pinctrl-names =3D "default"; + + vddio-supply =3D <&pm4125_l7>; + vddxo-supply =3D <&pm4125_l13>; + vddrf-supply =3D <&pm4125_l10>; + vddch0-supply =3D <&pm4125_l22>; + + swctrl-gpios =3D <&tlmm 88 GPIO_ACTIVE_HIGH>; + + regulators { + vreg_pmu_io: ldo0 { + regulator-name =3D "vreg_pmu_io"; + }; + + vreg_pmu_xo: ldo1 { + regulator-name =3D "vreg_pmu_xo"; + }; + + vreg_pmu_rf: ldo2 { + regulator-name =3D "vreg_pmu_rf"; + }; + + vreg_pmu_ch0: ldo3 { + regulator-name =3D "vreg_pmu_ch0"; + }; + + vreg_pmu_ch1: ldo4 { + regulator-name =3D "vreg_pmu_ch1"; + }; + }; + }; }; =20 &remoteproc_cdsp { @@ -57,3 +94,25 @@ &sdhc_1 { =20 status =3D "okay"; }; + +&uart8 { + status =3D "okay"; + + bluetooth { + vddio-supply =3D <&vreg_pmu_io>; + vddxo-supply =3D <&vreg_pmu_xo>; + vddrf-supply =3D <&vreg_pmu_rf>; + vddch0-supply =3D <&vreg_pmu_ch0>; + }; +}; + +&wifi { + vdd-0.8-cx-mx-supply =3D <&pm4125_l7>; + vdd-1.8-xo-supply =3D <&vreg_pmu_xo>; + vdd-1.3-rfa-supply =3D <&vreg_pmu_rf>; + vdd-3.3-ch0-supply =3D <&vreg_pmu_ch0>; + qcom,calibration-variant =3D "Shikra_EVK"; + firmware-name =3D "shikra"; + + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqs-evk.dts index e62ba5aef71f..26ff8007a819 100644 --- a/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts +++ b/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts @@ -16,11 +16,48 @@ / { aliases { mmc0 =3D &sdhc_1; serial0 =3D &uart0; + serial1 =3D &uart8; }; =20 chosen { stdout-path =3D "serial0:115200n8"; }; + + wcn3988-pmu { + compatible =3D "qcom,wcn3988-pmu"; + + pinctrl-0 =3D <&sw_ctrl_default>; + pinctrl-names =3D "default"; + + vddio-supply =3D <&pm4125_l7>; + vddxo-supply =3D <&pm4125_l13>; + vddrf-supply =3D <&pm4125_l10>; + vddch0-supply =3D <&pm4125_l22>; + + swctrl-gpios =3D <&tlmm 88 GPIO_ACTIVE_HIGH>; + + regulators { + vreg_pmu_io: ldo0 { + regulator-name =3D "vreg_pmu_io"; + }; + + vreg_pmu_xo: ldo1 { + regulator-name =3D "vreg_pmu_xo"; + }; + + vreg_pmu_rf: ldo2 { + regulator-name =3D "vreg_pmu_rf"; + }; + + vreg_pmu_ch0: ldo3 { + regulator-name =3D "vreg_pmu_ch0"; + }; + + vreg_pmu_ch1: ldo4 { + regulator-name =3D "vreg_pmu_ch1"; + }; + }; + }; }; =20 &remoteproc_cdsp { @@ -57,3 +94,25 @@ &sdhc_1 { =20 status =3D "okay"; }; + +&uart8 { + status =3D "okay"; + + bluetooth { + vddio-supply =3D <&vreg_pmu_io>; + vddxo-supply =3D <&vreg_pmu_xo>; + vddrf-supply =3D <&vreg_pmu_rf>; + vddch0-supply =3D <&vreg_pmu_ch0>; + }; +}; + +&wifi { + vdd-0.8-cx-mx-supply =3D <&pm4125_l7>; + vdd-1.8-xo-supply =3D <&vreg_pmu_xo>; + vdd-1.3-rfa-supply =3D <&vreg_pmu_rf>; + vdd-3.3-ch0-supply =3D <&vreg_pmu_ch0>; + qcom,calibration-variant =3D "Shikra_EVK"; + firmware-name =3D "shikra"; + + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/qcom/shikra-evk.dtsi b/arch/arm64/boot/dts= /qcom/shikra-evk.dtsi index 8b03d4eafa6d..a79f44aff968 100644 --- a/arch/arm64/boot/dts/qcom/shikra-evk.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra-evk.dtsi @@ -8,7 +8,22 @@ &qupv3_0 { status =3D "okay"; }; =20 +&tlmm { + sw_ctrl_default: sw-ctrl-default-state { + pins =3D "gpio88"; + function =3D "gpio"; + bias-pull-down; + }; +}; + &uart0 { status =3D "okay"; }; =20 +&uart8 { + bluetooth { + compatible =3D "qcom,wcn3988-bt"; + max-speed =3D <3200000>; + }; +}; + diff --git a/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-iqs-evk.dts index 727809430fd1..fd691d53a0fa 100644 --- a/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts +++ b/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts @@ -16,11 +16,56 @@ / { aliases { mmc0 =3D &sdhc_1; serial0 =3D &uart0; + serial1 =3D &uart8; }; =20 chosen { stdout-path =3D "serial0:115200n8"; }; + + vreg_wcn_3p3: regulator-wcn-3p3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "wcn_3p3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-always-on; + }; + + wcn3988-pmu { + compatible =3D "qcom,wcn3988-pmu"; + + pinctrl-0 =3D <&sw_ctrl_default>; + pinctrl-names =3D "default"; + + vddio-supply =3D <&pm8150_s4>; + vddxo-supply =3D <&pm8150_l12>; + vddrf-supply =3D <&pm8150_l8>; + vddch0-supply =3D <&vreg_wcn_3p3>; + + swctrl-gpios =3D <&tlmm 88 GPIO_ACTIVE_HIGH>; + + regulators { + vreg_pmu_io: ldo0 { + regulator-name =3D "vreg_pmu_io"; + }; + + vreg_pmu_xo: ldo1 { + regulator-name =3D "vreg_pmu_xo"; + }; + + vreg_pmu_rf: ldo2 { + regulator-name =3D "vreg_pmu_rf"; + }; + + vreg_pmu_ch0: ldo3 { + regulator-name =3D "vreg_pmu_ch0"; + }; + + vreg_pmu_ch1: ldo4 { + regulator-name =3D "vreg_pmu_ch1"; + }; + }; + }; }; =20 &remoteproc_cdsp { @@ -57,3 +102,25 @@ &sdhc_1 { =20 status =3D "okay"; }; + +&uart8 { + status =3D "okay"; + + bluetooth { + vddio-supply =3D <&vreg_pmu_io>; + vddxo-supply =3D <&vreg_pmu_xo>; + vddrf-supply =3D <&vreg_pmu_rf>; + vddch0-supply =3D <&vreg_pmu_ch0>; + }; +}; + +&wifi { + vdd-0.8-cx-mx-supply =3D <&pm8150_s4>; + vdd-1.8-xo-supply =3D <&vreg_pmu_xo>; + vdd-1.3-rfa-supply =3D <&vreg_pmu_rf>; + vdd-3.3-ch0-supply =3D <&vreg_pmu_ch0>; + qcom,calibration-variant =3D "Shikra_EVK"; + firmware-name =3D "shikra"; + + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index c1f25ce89bb1..6bac6ebac8da 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -2064,6 +2064,29 @@ apps_smmu: iommu@c600000 { ; }; =20 + wifi: wifi@c800000 { + compatible =3D "qcom,wcn3990-wifi"; + reg =3D <0x0 0x0c800000 0x0 0x800000>; + reg-names =3D "membase"; + memory-region =3D <&wlan_mem>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + ; + iommus =3D <&apps_smmu 0x1a0 0x1>; + qcom,msa-fixed-perm; + + status =3D "disabled"; + }; + intc: interrupt-controller@f200000 { compatible =3D "arm,gic-v3"; reg =3D <0x0 0xf200000 0x0 0x10000>, --=20 2.34.1